Home
last modified time | relevance | path

Searched refs:trb_pool (Results 1 – 6 of 6) sorted by relevance

/rk3399_rockchip-uboot/drivers/usb/cdns3/
H A Dep0.c44 priv_ep->trb_pool[0].buffer = TRB_BUFFER(dma_addr); in cdns3_ep0_run_transfer()
45 priv_ep->trb_pool[0].length = TRB_LEN(length); in cdns3_ep0_run_transfer()
48 priv_ep->trb_pool[0].control = TRB_CYCLE | TRB_TYPE(TRB_NORMAL); in cdns3_ep0_run_transfer()
49 priv_ep->trb_pool[1].buffer = TRB_BUFFER(dma_addr); in cdns3_ep0_run_transfer()
50 priv_ep->trb_pool[1].length = TRB_LEN(0); in cdns3_ep0_run_transfer()
51 priv_ep->trb_pool[1].control = TRB_CYCLE | TRB_IOC | in cdns3_ep0_run_transfer()
54 priv_ep->trb_pool[0].control = TRB_CYCLE | TRB_IOC | in cdns3_ep0_run_transfer()
56 priv_ep->trb_pool[1].control = 0; in cdns3_ep0_run_transfer()
60 flush_dcache_range((unsigned long)priv_ep->trb_pool, in cdns3_ep0_run_transfer()
61 (unsigned long)priv_ep->trb_pool + in cdns3_ep0_run_transfer()
[all …]
H A Ddebug.h122 trb = &priv_ep->trb_pool[priv_ep->dequeue]; in cdns3_dbg_ring()
130 trb = &priv_ep->trb_pool[priv_ep->enqueue]; in cdns3_dbg_ring()
H A Dgadget.c162 u32 offset = (char *)trb - (char *)priv_ep->trb_pool; in cdns3_trb_virt_to_dma()
190 if (!priv_ep->trb_pool) { in cdns3_allocate_trb_pool()
191 priv_ep->trb_pool = in cdns3_allocate_trb_pool()
194 if (!priv_ep->trb_pool) in cdns3_allocate_trb_pool()
197 memset(priv_ep->trb_pool, 0, ring_size); in cdns3_allocate_trb_pool()
205 link_trb = (priv_ep->trb_pool + (priv_ep->num_trbs - 1)); in cdns3_allocate_trb_pool()
214 if (priv_ep->trb_pool) { in cdns3_free_trb_pool()
215 dma_free_coherent(priv_ep->trb_pool); in cdns3_free_trb_pool()
216 priv_ep->trb_pool = NULL; in cdns3_free_trb_pool()
845 trb = priv_ep->trb_pool + priv_ep->enqueue; in cdns3_ep_run_transfer()
[all …]
H A Dgadget.h1125 struct cdns3_trb *trb_pool; member
/rk3399_rockchip-uboot/drivers/usb/dwc3/
H A Dgadget.c328 u32 offset = (char *) trb - (char *) dep->trb_pool; in dwc3_trb_dma_offset()
335 if (dep->trb_pool) in dwc3_alloc_trb_pool()
341 dep->trb_pool = dma_alloc_coherent(sizeof(struct dwc3_trb) * in dwc3_alloc_trb_pool()
344 if (!dep->trb_pool) { in dwc3_alloc_trb_pool()
355 dma_free_coherent(dep->trb_pool); in dwc3_free_trb_pool()
357 dep->trb_pool = NULL; in dwc3_free_trb_pool()
509 trb_st_hw = &dep->trb_pool[0]; in __dwc3_gadget_ep_enable()
511 trb_link = &dep->trb_pool[DWC3_TRB_NUM - 1]; in __dwc3_gadget_ep_enable()
713 trb = &dep->trb_pool[dep->free_slot & DWC3_TRB_MASK]; in dwc3_prepare_one_trb()
1794 trb = &dep->trb_pool[slot]; in dwc3_cleanup_done_reqs()
H A Dcore.h455 struct dwc3_trb *trb_pool; member