Home
last modified time | relevance | path

Searched refs:rk628_i2c_write (Results 1 – 10 of 10) sorted by relevance

/rk3399_rockchip-uboot/drivers/video/drm/rk628/
H A Drk628_rgb.c62 rk628_i2c_write(rk628, GRF_BT1120_DCLK_DELAY_CON0, 0x10000); in rk628_rgb_decoder_enable()
63 rk628_i2c_write(rk628, GRF_BT1120_DCLK_DELAY_CON1, 0); in rk628_rgb_decoder_enable()
67 rk628_i2c_write(rk628, GRF_GPIO2AB_SEL_CON, 0xffffffff); in rk628_rgb_decoder_enable()
68 rk628_i2c_write(rk628, GRF_GPIO2C_SEL_CON, 0xffff5555); in rk628_rgb_decoder_enable()
69 rk628_i2c_write(rk628, GRF_GPIO3AB_SEL_CON, 0x10b010b); in rk628_rgb_decoder_enable()
87 rk628_i2c_write(rk628, GRF_GPIO2AB_SEL_CON, 0xffffffff); in rk628_rgb_encoder_enable()
88 rk628_i2c_write(rk628, GRF_GPIO2C_SEL_CON, 0xffff5555); in rk628_rgb_encoder_enable()
89 rk628_i2c_write(rk628, GRF_GPIO3AB_SEL_CON, 0x10b010b); in rk628_rgb_encoder_enable()
127 rk628_i2c_write(rk628, GRF_GPIO2A_D0_CON, d_strength); in rk628_rgb_encoder_enable()
128 rk628_i2c_write(rk628, GRF_GPIO2A_D1_CON, d_strength); in rk628_rgb_encoder_enable()
[all …]
H A Drk628_hdmirx.c20 rk628_i2c_write(rk628, HDMI_RX_I2CM_PHYG3_ADDRESS, offset); in hdmirx_phy_write()
21 rk628_i2c_write(rk628, HDMI_RX_I2CM_PHYG3_DATAO, val); in hdmirx_phy_write()
22 rk628_i2c_write(rk628, HDMI_RX_I2CM_PHYG3_OPERATION, 1); in hdmirx_phy_write()
28 rk628_i2c_write(rk628, CRU_SOFTRST_CON02, 0x40004); in rk628_hdmirx_reset_control_assert()
30 rk628_i2c_write(rk628, CRU_SOFTRST_CON02, 0x10001000); in rk628_hdmirx_reset_control_assert()
36 rk628_i2c_write(rk628, CRU_SOFTRST_CON02, 0x40000); in rk628_hdmirx_reset_control_deassert()
38 rk628_i2c_write(rk628, CRU_SOFTRST_CON02, 0x10000000); in rk628_hdmirx_reset_control_deassert()
49 rk628_i2c_write(rk628, HDMI_RX_HDMI20_CONTROL, 0x10001f11); in rk628_hdmirx_ctrl_enable()
51 rk628_i2c_write(rk628, HDMI_RX_HDMI_TIMER_CTRL, 0xa78); in rk628_hdmirx_ctrl_enable()
52 rk628_i2c_write(rk628, HDMI_RX_HDMI_MODE_RECOVER, 0x00000021); in rk628_hdmirx_ctrl_enable()
[all …]
H A Drk628_cru.c158 rk628_i2c_write(rk628, offset + CRU_CPLL_CON1, PLL_PD(1)); in rk628_cru_clk_set_rate_pll()
161 rk628_i2c_write(rk628, offset + CRU_CPLL_CON0, PLL_BYPASS(1)); in rk628_cru_clk_set_rate_pll()
162 rk628_i2c_write(rk628, offset + CRU_CPLL_CON1, PLL_PD(0)); in rk628_cru_clk_set_rate_pll()
254 rk628_i2c_write(rk628, offset + CRU_CPLL_CON0, in rk628_cru_clk_set_rate_pll()
257 rk628_i2c_write(rk628, offset + CRU_CPLL_CON1, in rk628_cru_clk_set_rate_pll()
260 rk628_i2c_write(rk628, offset + CRU_CPLL_CON2, PLL_FRAC(frac)); in rk628_cru_clk_set_rate_pll()
263 rk628_i2c_write(rk628, offset + CRU_CPLL_CON1, PLL_PD(0)); in rk628_cru_clk_set_rate_pll()
291 rk628_i2c_write(rk628, CRU_CLKSEL_CON13, m << 16 | n); in rk628_cru_clk_set_rate_sclk_vop()
354 rk628_i2c_write(rk628, CRU_CLKSEL_CON14, m << 16 | n); in rk628_cru_clk_set_rate_rx_read()
387 rk628_i2c_write(rk628, CRU_CLKSEL_CON06, in rk628_cru_clk_set_rate_sclk_uart()
[all …]
H A Drk628_post_process.c1422 rk628_i2c_write(rk628, GRF_SCALER_CON0, SCL_VER_DOWN_MODE(ver_down_mode) | in rk628_post_process_scaler_init()
1426 rk628_i2c_write(rk628, GRF_SCALER_CON1, SCL_V_FACTOR(scl_v_factor) | in rk628_post_process_scaler_init()
1428 rk628_i2c_write(rk628, GRF_SCALER_CON2, DSP_FRAME_VST(dsp_frame_vst) | in rk628_post_process_scaler_init()
1430 rk628_i2c_write(rk628, GRF_SCALER_CON3, DSP_HS_END(dsp_hs_end) | in rk628_post_process_scaler_init()
1432 rk628_i2c_write(rk628, GRF_SCALER_CON4, DSP_HACT_END(dsp_hact_end) | in rk628_post_process_scaler_init()
1434 rk628_i2c_write(rk628, GRF_SCALER_CON5, DSP_VS_END(dsp_vs_end) | in rk628_post_process_scaler_init()
1436 rk628_i2c_write(rk628, GRF_SCALER_CON6, DSP_VACT_END(dsp_vact_end) | in rk628_post_process_scaler_init()
1438 rk628_i2c_write(rk628, GRF_SCALER_CON7, DSP_HBOR_END(dsp_hbor_end) | in rk628_post_process_scaler_init()
1440 rk628_i2c_write(rk628, GRF_SCALER_CON8, DSP_VBOR_END(dsp_vbor_end) | in rk628_post_process_scaler_init()
1496 rk628_i2c_write(rk628, GRF_CSC_CTRL_CON, in rk628_post_process_csc()
[all …]
H A Drk628.c37 rk628_i2c_write(rk628, GRF_GPIO3AB_SEL_CON, 0x30002000); in rk628_power_on()
235 rk628_i2c_write(rk628, GRF_GPIO3AB_SEL_CON, 0x30002000); in rk628_pwr_consumption_init()
241 rk628_i2c_write(rk628, GRF_GPIO2AB_SEL_CON, 0xffff0000); in rk628_pwr_consumption_init()
242 rk628_i2c_write(rk628, GRF_GPIO2C_SEL_CON, 0xffff0000); in rk628_pwr_consumption_init()
243 rk628_i2c_write(rk628, GRF_GPIO3AB_SEL_CON, 0x10b0000); in rk628_pwr_consumption_init()
244 rk628_i2c_write(rk628, GRF_GPIO2C_P_CON, 0x3f0015); in rk628_pwr_consumption_init()
245 rk628_i2c_write(rk628, GRF_GPIO3A_P_CON, 0xcc0044); in rk628_pwr_consumption_init()
258 rk628_i2c_write(rk628, HDMI_PHY_SYS_CTL, 0x17); in rk628_pwr_consumption_init()
259 rk628_i2c_write(rk628, HDMI_PHY_CHG_PWR, 0x0); in rk628_pwr_consumption_init()
H A Drk628_gvi.c136 rk628_i2c_write(rk628, GRF_SCALER_CON0, SCL_8_PIXEL_ALIGN(1)); in rk628_gvi_pre_enable()
191 rk628_i2c_write(rk628, GVI_COLOR_BAR_HTIMING0, in rk628_gvi_enable_color_bar()
193 rk628_i2c_write(rk628, GVI_COLOR_BAR_HTIMING1, in rk628_gvi_enable_color_bar()
195 rk628_i2c_write(rk628, GVI_COLOR_BAR_VTIMING0, in rk628_gvi_enable_color_bar()
197 rk628_i2c_write(rk628, GVI_COLOR_BAR_VTIMING1, in rk628_gvi_enable_color_bar()
222 rk628_i2c_write(rk628, GRF_GPIO3AB_SEL_CON, 0x06000600); in rk628_gvi_enable()
H A Drk628_combtxphy.c46 rk628_i2c_write(rk628, COMBTXPHY_CON5, in rk628_combtxphy_dsi_power_on()
95 rk628_i2c_write(rk628, COMBTXPHY_CON10, TX7_CKDRV_EN | TX2_CKDRV_EN); in rk628_combtxphy_lvds_power_on()
109 rk628_i2c_write(rk628, COMBTXPHY_CON5, in rk628_combtxphy_lvds_power_on()
139 rk628_i2c_write(rk628, COMBTXPHY_CON5, in rk628_combtxphy_gvi_power_on()
H A Drk628_lvds.c15 rk628_i2c_write(rk628, reg, val); in lvds_write()
H A Drk628_dsi.c210 return rk628_i2c_write(rk628, dsi_base + reg, val); in dsi_write()
1082 rk628_i2c_write(rk628, CRU_SOFTRST_CON02, 0x400040); in rk628_dsi0_reset_control_assert()
1087 rk628_i2c_write(rk628, CRU_SOFTRST_CON02, 0x400000); in rk628_dsi0_reset_control_deassert()
1092 rk628_i2c_write(rk628, CRU_SOFTRST_CON02, 0x800080); in rk628_dsi1_reset_control_assert()
1097 rk628_i2c_write(rk628, CRU_SOFTRST_CON02, 0x800000); in rk628_dsi1_reset_control_deassert()
H A Drk628.h604 static inline int rk628_i2c_write(struct rk628 *rk628, u32 reg, u32 val) in rk628_i2c_write() function
672 return rk628_i2c_write(rk628, reg, tmp); in rk628_i2c_update_bits()