| /rk3399_rockchip-uboot/arch/arc/lib/ |
| H A D | strchr-700.S | 19 bmsk %r2, %r0, 1 22 breq.d %r2, %r0, .Laligned 24 sub_s %r0, %r0, %r2 25 asl %r7, %r2, 3 26 ld_s %r2, [%r0] 34 sub %r12, %r2, %r7 35 bic_s %r12, %r12, %r2 38 xor %r6, %r2, %r5 39 ld.a %r2, [%r0, 4] 53 bic %r2, %r7, %r6 [all …]
|
| H A D | strcmp.S | 19 or %r2, %r0, %r1 20 bmsk_s %r2, %r2, 1 21 brne %r2, 0, .Lcharloop 25 ld.ab %r2, [%r0, 4] 28 sub %r4, %r2, %r12 29 bic %r4, %r4, %r2 32 breq %r2 ,%r3, .Lwordloop 34 xor %r0, %r2, %r3 /* mask for difference */ 39 and_s %r2, %r2, %r0 42 cmp_s %r2, %r3 [all …]
|
| H A D | strcpy-700.S | 22 or %r2, %r0, %r1 23 bmsk_s %r2, %r2, 1 24 brne.d %r2, 0, charloop 30 sub %r2, %r3, %r8 31 bic_s %r2, %r2, %r3 32 tst_s %r2,%r12 41 sub %r2, %r3, %r8 42 bic_s %r2, %r2, %r3 43 tst_s %r2, %r12 46 sub %r2, %r4, %r8 [all …]
|
| H A D | strlen.S | 11 ld %r2, [%r3, -7] 20 sub %r1, %r2, %r7 21 bic_s %r1, %r1, %r2 33 sub %r1, %r2, %r4 34 bic_s %r1, %r1, %r2 45 ld_s %r2, [%r3, 4] 48 sub %r1, %r2, %r4 49 bic_s %r1, %r1, %r2 60 sub_s %r2, %r1, 1 61 bic_s %r2, %r2, %r1 [all …]
|
| H A D | memset.S | 13 or %r12, %r0, %r2 19 brls %r2, SMALL, .Ltiny 20 add %r3, %r2, %r0 25 add_s %r2, %r2, %r12 26 sub.ne %r2, %r2, 4 35 lsr.f %lp_count, %r2, 2 44 mov.f %lp_count, %r2 59 mov %r2, %r1
|
| H A D | memcpy-700.S | 13 brls.d %r2, %r3, .Lcopy_bytewise 14 sub.f %r3, %r2, 1 18 bmsk_s %r2, %r2, 1 28 breq %r2, 0, .Last_store 31 add3 %r2, -1, %r2 34 bmsk %r12, %r12, %r2 37 sub3 %r2, 31, %r2 40 bmsk %r3, %r3, %r2
|
| H A D | memcmp.S | 8 #define WORD2 r2 12 #define SHIFT r2 20 sub %r3, %r2, 1 21 brls %r2, %r12, .Lbytewise 58 asl %r2, %r4, %r1 60 lsr_s %r2, %r2, 1 63 sub %r0, %r2, %r12 72 asl_s %r2, %r2, %r1 74 lsr_s %r2, %r2, 1 77 sub %r0, %r2, %r12 [all …]
|
| /rk3399_rockchip-uboot/arch/arm/cpu/arm920t/ep93xx/ |
| H A D | lowlevel_init.S | 87 ldr r4, [r2] 106 ldr r2, =0xdeadbeef 119 cmpeq r5, r2 153 ldr r2, [r0] 156 cmp r1, r2 169 ldr r2, =0x00000001 181 ldreq r2, =0x00000001 203 ldr r2, [r0] 206 cmp r1, r2 222 mov r2, r5 [all …]
|
| /rk3399_rockchip-uboot/arch/arm/cpu/arm926ejs/mxs/ |
| H A D | start.S | 64 mrc p15, 0, r2, c1, c0, 0 65 push {r2} 68 mrs r2, cpsr 69 push {r2} 70 bic r2, r2, #0x1f 71 orr r2, r2, #0xd3 72 msr cpsr, r2 77 pop {r2} 78 msr cpsr,r2 84 pop {r2} [all …]
|
| /rk3399_rockchip-uboot/drivers/rkflash/ |
| H A D | rk_sftl_arm_v7.S | 35 mov r10, r2 74 movs r2, #1 76 cmp r2, r0 84 lsls r2, r2, #1 117 ldr r2, .L10+4 122 str r3, [r2] 123 ldr r2, .L10+12 124 ldrh r2, [r2] 125 subs r0, r2, r0 126 ldr r2, .L10+16 [all …]
|
| /rk3399_rockchip-uboot/drivers/rknand/ |
| H A D | rk_zftl_arm_v7.S | 34 cmp r3, r2 111 mov r8, r2 116 ldrh r2, [r4, #2] 120 cmp r2, r1 126 cmp r2, r1 130 movs r2, #202 143 movne r2, #6 147 mlane r3, r2, r3, r0 165 movs r2, #6 167 muls r1, r2, r1 [all …]
|
| H A D | rk_ftl_arm_v7.S | 78 ldr r2, [r3] 81 ldr r3, [r2, r1, lsl #2] 83 str r3, [r2, r1, lsl #2] 111 cmp r3, r2 142 ldrb r2, [r3] @ zero_extendqisi2 145 muls r3, r2, r3 173 and r2, r1, #127 175 ldrh r4, [r3, r2, lsl #1] 203 and r2, r1, #127 206 ldrh r4, [r3, r2, lsl #1] [all …]
|
| /rk3399_rockchip-uboot/arch/arm/lib/ |
| H A D | memset.S | 33 cmp r2, #16 45 2: subs r2, r2, #64 55 tst r2, #32 58 tst r2, #16 77 cmp r2, #96 83 sub r2, r2, r8 91 3: subs r2, r2, #64 97 tst r2, #32 99 tst r2, #16 105 4: tst r2, #8 [all …]
|
| H A D | relocate.S | 54 mrc p15, 0, r2, c1, c0, 0 /* V bit (bit[13]) in CP15 c1 */ 55 ands r2, r2, #(1 << 13) 58 ldmia r0!, {r2-r8,r10} 59 stmia r1!, {r2-r8,r10} 60 ldmia r0!, {r2-r8,r10} 61 stmia r1!, {r2-r8,r10} 84 ldr r2, =__image_copy_end /* r2 <- SRC &__image_copy_end */ 89 cmp r1, r2 /* until source end address [r2] */ 95 ldr r2, =__rel_dyn_start /* r2 <- SRC &__rel_dyn_start */ 98 ldmia r2!, {r0-r1} /* (r0,r1) <- (SRC location,fixup) */ [all …]
|
| H A D | debug.S | 56 printhex: adr r2, hexbuf 57 add r3, r2, r1 66 teq r3, r2 68 mov r0, r2 79 addruart_current r3, r1, r2 81 1: waituart r2, r3 83 busyuart r2, r3 95 addruart_current r3, r1, r2 103 addruart r2, r3, ip 104 str r2, [r0] [all …]
|
| H A D | memcpy.S | 69 subs r2, r2, #4 77 1: subs r2, r2, #(28) 83 CALGN( sbcsne r4, r3, r2 ) @ C is always set here 86 CALGN( subs r2, r2, r3 ) @ C gets set 90 2: PLD( subs r2, r2, #96 ) 98 subs r2, r2, #32 101 PLD( cmn r2, #96 ) 104 5: ands ip, r2, #28 145 8: movs r2, r2, lsl #31 162 subs r2, r2, ip [all …]
|
| /rk3399_rockchip-uboot/arch/arm/cpu/armv7/ls102xa/ |
| H A D | psci.S | 72 adr r2, _ls102x_psci_supported_table 73 1: ldr r3, [r2] 77 addne r2, r2, #8 81 ldr r0, [r2, #4] 115 @ r2 = target PC 127 mov r1, r2 136 ldr r2, [r4, #DCFG_CCSR_BRR] 137 rev r2, r2 138 lsr r2, r2, r1 139 ands r2, r2, #1 [all …]
|
| /rk3399_rockchip-uboot/board/armltd/integrator/ |
| H A D | lowlevel_init.S | 43 mov r2,#CMMASK_LOWVEC /* Vectors at 0x00000000 for all */ 46 orr r2,r2,#CMMASK_INIT_102 54 and r2,r2,#CMMASK_MAP_SIMPLE 59 and r2,r2,#CMMASK_TCRAM_DISABLE 65 and r2,r2,#CMMASK_LE 69 orr r2,r2,#CMMASK_CMxx6_COMMON 79 and r3,r1,r2 80 cmp r3,r2 88 orr r1,r1,r2 124 ldrb r2, [r0, #4] /* number of column address lines */ [all …]
|
| /rk3399_rockchip-uboot/arch/arm/mach-rmobile/ |
| H A D | lowlevel_init.S | 27 mov r2, #0x0 28 str r2, [r1] 29 mov r2, #0xF0 31 str r2, [r1] 33 mov r2, #0x1 34 str r2, [r1] 40 ldr r2, [r1, #0xC] 41 str r2, [r1, #0x10] 44 ldr r2, [r0] 45 cmp r2, #0 [all …]
|
| /rk3399_rockchip-uboot/arch/nios2/cpu/ |
| H A D | start.S | 111 movhi r2, %hi(debug_uart_init@h) 112 ori r2, r2, %lo(debug_uart_init@h) 113 callr r2 118 movhi r2, %hi(board_init_f_alloc_reserve@h) 119 ori r2, r2, %lo(board_init_f_alloc_reserve@h) 120 callr r2 121 mov sp, r2 123 movhi r2, %hi(board_init_f_init_reserve@h) 124 ori r2, r2, %lo(board_init_f_init_reserve@h) 125 callr r2 [all …]
|
| /rk3399_rockchip-uboot/arch/arm/cpu/arm926ejs/spear/ |
| H A D | spr_lowlevel_init.S | 35 ldr r2,DDR_ACTIVE_V 36 bic r1, r1, r2 40 ldr r2,CYCLES_MASK_V 41 bic r1, r1, r2 42 ldr r2,REFRESH_CYCLES_V 43 orr r1, r1, r2, lsl #16 47 ldr r2,SREFRESH_MASK_V 48 orr r1, r1, r2 87 ldr r2,PLLFREQ_MASK_V 88 bic r1,r1,r2 [all …]
|
| /rk3399_rockchip-uboot/board/freescale/mx7ulp_evk/ |
| H A D | plugin.S | 10 ldr r2, =0x403f0000 12 str r3, [r2, #0xdc] 14 ldr r2, =0x403e0000 16 str r3, [r2, #0x40] 18 str r3, [r2, #0x500] 20 str r3, [r2, #0x50c] 22 str r3, [r2, #0x508] 24 str r3, [r2, #0x510] 26 str r3, [r2, #0x514] 28 str r3, [r2, #0x500] [all …]
|
| /rk3399_rockchip-uboot/board/syteco/zmx25/ |
| H A D | lowlevel_init.S | 45 ldr r2, =IMX_SDRAM_BANK0_BASE 66 str r1, [r2, #0x400] 72 ldr r3, [r2] 73 ldr r3, [r2] 80 strb r1, [r2, #0x33] 83 ldr r2, =0x81000000 84 strb r1, [r2]
|
| /rk3399_rockchip-uboot/arch/arm/mach-s5pc1xx/ |
| H A D | reset.S | 16 ldr r2, [r1] 18 and r4, r2, r4 23 ldr r2, =0xC100 27 mov r2, #1 29 str r2, [r1]
|
| /rk3399_rockchip-uboot/board/imx31_phycore/ |
| H A D | lowlevel_init.S | 11 ldr r2, =\reg 13 str r3, [r2] 17 ldr r2, =\reg 19 strb r3, [r2] 23 ldr r2, =\loops 25 subs r2, r2, #1
|