Searched refs:dram_timing2 (Results 1 – 3 of 3) sorted by relevance
28 u32 dram_timing2; member87 u32 dram_timing2; member
340 writel(cfg->dram_timing2, &sdr_ctrl->dram_timing2); in sdr_load_regs()
47 .dram_timing2 =