Home
last modified time | relevance | path

Searched refs:best_m (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/drivers/video/sunxi/
H A Dsunxi_dw_hdmi.c214 int best_n = 0, best_m = 0, best_diff = 0x0FFFFFFF; in sunxi_dw_hdmi_pll_set() local
231 best_m = m; in sunxi_dw_hdmi_pll_set()
237 clock_set_pll3_factors(best_m, best_n); in sunxi_dw_hdmi_pll_set()
240 best_n, best_m, div); in sunxi_dw_hdmi_pll_set()
H A Dsunxi_display.c527 int best_n = 0, best_m = 0, best_diff = 0x0FFFFFFF; in sunxi_lcdc_pll_set() local
557 best_m = m; in sunxi_lcdc_pll_set()
573 best_m = m; in sunxi_lcdc_pll_set()
587 best_m = 6; /* Minimum m for tcon0 */ in sunxi_lcdc_pll_set()
592 clock_set_mipi_pll(best_m * dotclock * 1000); in sunxi_lcdc_pll_set()
594 dotclock, clock_get_mipi_pll() / best_m / 1000); in sunxi_lcdc_pll_set()
601 (best_double + 1) * clock_get_pll3() / best_m / 1000, in sunxi_lcdc_pll_set()
602 best_double + 1, best_n, best_m); in sunxi_lcdc_pll_set()
621 CCM_LCD_CH1_CTRL_M(best_m), &ccm->lcd0_ch1_clk_cfg); in sunxi_lcdc_pll_set()
627 *clk_div = best_m; in sunxi_lcdc_pll_set()
/rk3399_rockchip-uboot/arch/arm/mach-sunxi/
H A Dclock_sun6i.c219 unsigned best_k = 0, best_m = 0, best_n = 0, best_diff = 0xffffffff; in clock_set_mipi_pll() local
238 best_m = m; in clock_set_mipi_pll()
250 CCM_MIPI_PLL_CTRL_M(best_m), &ccm->mipi_pll_cfg); in clock_set_mipi_pll()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra124/
H A Dclock.c1069 u32 diff, best_diff, best_m = 0, best_n = 0, best_p; in clock_set_display_rate() local
1108 best_m = divm; in clock_set_display_rate()
1124 rounded_rate = (ref / best_m * best_n) >> best_p; in clock_set_display_rate()
1128 __func__, rounded_rate, ref, best_m, best_n, best_p, cpcon); in clock_set_display_rate()
1133 clock_set_rate(CLOCK_ID_DISPLAY, best_n, best_m, best_p, cpcon); in clock_set_display_rate()