Home
last modified time | relevance | path

Searched refs:MII_CTRL1000 (Results 1 – 13 of 13) sorted by relevance

/rk3399_rockchip-uboot/drivers/net/phy/
H A Drealtek.c77 reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_CTRL1000); in rtl8211x_config()
82 phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, reg); in rtl8211x_config()
H A Dmicrel_ksz90x1.c270 phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, ctrl1000); in ksz9021_config()
362 phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, 0); in ksz9031_config()
H A Dphy.c94 adv = phy_read(phydev, MDIO_DEVAD_NONE, MII_CTRL1000); in genphy_config_advert()
113 err = phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, adv); in genphy_config_advert()
312 MDIO_DEVAD_NONE, MII_CTRL1000) << 2; in genphy_parse_link()
/rk3399_rockchip-uboot/board/spear/x600/
H A Dx600.c84 phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, 0x1c00); in board_phy_config()
/rk3399_rockchip-uboot/include/linux/
H A Dmii.h20 #define MII_CTRL1000 0x09 /* 1000BASE-T control */ macro
/rk3399_rockchip-uboot/drivers/net/
H A Ddavinci_emac.c345 davinci_eth_phy_read(phy_addr, MII_CTRL1000, &val); in gen_auto_negotiate()
348 davinci_eth_phy_write(phy_addr, MII_CTRL1000, val); in gen_auto_negotiate()
349 davinci_eth_phy_read(phy_addr, MII_CTRL1000, &val); in gen_auto_negotiate()
H A Dravb.c319 reg = phy_read(phydev, -1, MII_CTRL1000); in ravb_phy_config()
321 phy_write(phydev, -1, MII_CTRL1000, reg); in ravb_phy_config()
H A Dag7xxx.c714 ret = ag7xxx_mdio_write(priv->bus, port, 0, MII_CTRL1000, in ag933x_phy_setup_reset_set()
/rk3399_rockchip-uboot/board/udoo/
H A Dudoo.c77 phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, 0x1c00); in mx6_rgmii_rework()
/rk3399_rockchip-uboot/drivers/qe/
H A Duec_phy.c313 adv = uec_phy_read(mii_info, MII_CTRL1000); in gbit_config_aneg()
320 uec_phy_write(mii_info, MII_CTRL1000, adv); in gbit_config_aneg()
/rk3399_rockchip-uboot/drivers/usb/eth/
H A Dr8152.h491 #define MII_CTRL1000 0x09 /* 1000BASE-T control */ macro
H A Dasix88179.c359 asix_write_cmd(dev, AX_ACCESS_PHY, 0x03, MII_CTRL1000, 2, &adv); in asix_basic_reset()
H A Dr8152.c884 gbcr = r8152_mdio_read(tp, MII_CTRL1000); in rtl8152_set_speed()
938 r8152_mdio_write(tp, MII_CTRL1000, gbcr); in rtl8152_set_speed()