Home
last modified time | relevance | path

Searched refs:MCFSIM_PLLCR (Results 1 – 2 of 2) sorted by relevance

/rk3399_rockchip-uboot/arch/m68k/cpu/mcf52x2/
H A Dspeed.c29 volatile unsigned long cpll = mbar2_readLong(MCFSIM_PLLCR); in get_clocks()
48 mbar2_writeLong(MCFSIM_PLLCR, cpll); /* Set the PLL to bypass mode (PSTCLK = crystal) */ in get_clocks()
49 mbar2_writeLong(MCFSIM_PLLCR, pllcr); /* set the clock speed */ in get_clocks()
51 mbar2_writeLong(MCFSIM_PLLCR, pllcr); /* Start locking (pll bypass = 1) */ in get_clocks()
/rk3399_rockchip-uboot/arch/m68k/include/asm/
H A Dm5249.h109 #define MCFSIM_PLLCR 0x180 /* PLL Control register */ macro