Home
last modified time | relevance | path

Searched refs:L1_CACHE_BYTES (Results 1 – 8 of 8) sorted by relevance

/rk3399_rockchip-uboot/arch/powerpc/include/asm/
H A Dcache.h20 #define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT) macro
26 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES
32 #define CONFIG_SYS_CACHELINE_SIZE L1_CACHE_BYTES
35 #define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1))
38 #define SMP_CACHE_BYTES L1_CACHE_BYTES
41 #define __cacheline_aligned __attribute__((__aligned__(L1_CACHE_BYTES)))
44 __attribute__((__aligned__(L1_CACHE_BYTES), \
/rk3399_rockchip-uboot/arch/sh/cpu/sh4/
H A Dcache.c61 start &= ~(L1_CACHE_BYTES - 1); in flush_dcache_range()
62 for (v = start; v < end; v += L1_CACHE_BYTES) { in flush_dcache_range()
72 start &= ~(L1_CACHE_BYTES - 1); in invalidate_dcache_range()
73 for (v = start; v < end; v += L1_CACHE_BYTES) { in invalidate_dcache_range()
/rk3399_rockchip-uboot/arch/powerpc/lib/
H A Dppccache.S69 li r5,L1_CACHE_BYTES-1
78 addi r3,r3,L1_CACHE_BYTES
93 li r5,L1_CACHE_BYTES-1
103 addi r3,r3,L1_CACHE_BYTES
/rk3399_rockchip-uboot/arch/mips/include/asm/
H A Dcache.h11 #define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT) macro
13 #define ARCH_DMA_MINALIGN (L1_CACHE_BYTES)
/rk3399_rockchip-uboot/arch/sh/include/asm/
H A Dcache.h6 #define L1_CACHE_BYTES 32 macro
26 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dconfig.h26 #ifndef L1_CACHE_BYTES
28 #define L1_CACHE_BYTES BIT(L1_CACHE_SHIFT) macro
/rk3399_rockchip-uboot/arch/nios2/include/asm/bitops/
H A Datomic.h16 # define ATOMIC_HASH(a) (&(__atomic_hash[ (((unsigned long) a)/L1_CACHE_BYTES) & (ATOMIC_HASH_SIZE…
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc86xx/
H A Dcache.S11 # define CACHE_LINE_SIZE L1_CACHE_BYTES