Searched refs:AR71XX_DDR_CTRL_SIZE (Results 1 – 4 of 4) sorted by relevance
| /rk3399_rockchip-uboot/arch/mips/mach-ath79/ar933x/ |
| H A D | ddr.c | 111 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_init()
244 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_tap_tuning()
|
| /rk3399_rockchip-uboot/arch/mips/mach-ath79/ar934x/ |
| H A D | ddr.c | 45 ddr_regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ar934x_ddr_init()
|
| /rk3399_rockchip-uboot/arch/mips/mach-ath79/qca953x/ |
| H A D | ddr.c | 227 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_init()
417 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_tap_tuning()
|
| /rk3399_rockchip-uboot/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 37 #define AR71XX_DDR_CTRL_SIZE 0x100 macro
|