Home
last modified time | relevance | path

Searched refs:arg_from_bl2 (Results 1 – 6 of 6) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/common/
H A Dtegra_bl31_setup.c97 struct tegra_bl31_params *arg_from_bl2 = (struct tegra_bl31_params *) arg0; in bl31_early_platform_setup2()
100 struct tegra_bl31_params *arg_from_bl2 = plat_get_bl31_params(); in bl31_early_platform_setup2()
115 assert(arg_from_bl2 != NULL); in bl31_early_platform_setup2()
116 assert(arg_from_bl2->bl33_ep_info != NULL); in bl31_early_platform_setup2()
117 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
119 if (arg_from_bl2->bl32_ep_info != NULL) { in bl31_early_platform_setup2()
120 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
123 memcpy(&bl32_args, &arg_from_bl2->bl32_ep_info->args, sizeof(bl32_args)); in bl31_early_platform_setup2()
95 struct tegra_bl31_params *arg_from_bl2 = plat_get_bl31_params(); bl31_early_platform_setup2() local
/rk3399_ARM-atf/plat/intel/soc/n5x/
H A Dbl31_plat_setup.c74 struct socfpga_bl31_params *arg_from_bl2 = in bl31_early_platform_setup2() local
77 assert(arg_from_bl2->h.type == PARAM_BL31); in bl31_early_platform_setup2()
78 assert(arg_from_bl2->h.version >= VERSION_1); in bl31_early_platform_setup2()
80 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
81 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/intel/soc/stratix10/
H A Dbl31_plat_setup.c81 struct socfpga_bl31_params *arg_from_bl2 = in bl31_early_platform_setup2() local
84 assert(arg_from_bl2->h.type == PARAM_BL31); in bl31_early_platform_setup2()
85 assert(arg_from_bl2->h.version >= VERSION_1); in bl31_early_platform_setup2()
87 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
88 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/intel/soc/agilex/
H A Dbl31_plat_setup.c141 struct socfpga_bl31_params *arg_from_bl2 = in bl31_early_platform_setup2() local
143 assert(arg_from_bl2->h.type == PARAM_BL31); in bl31_early_platform_setup2()
144 assert(arg_from_bl2->h.version >= VERSION_1); in bl31_early_platform_setup2()
145 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
146 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/intel/soc/agilex5/
H A Dbl31_plat_setup.c123 struct socfpga_bl31_params *arg_from_bl2 = in bl31_early_platform_setup2() local
126 assert(arg_from_bl2->h.type == PARAM_BL31); in bl31_early_platform_setup2()
127 assert(arg_from_bl2->h.version >= VERSION_1); in bl31_early_platform_setup2()
129 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
130 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/
H A Dplat_setup.c190 const struct tegra_bl31_params *arg_from_bl2 = plat_get_bl31_params(); in plat_early_platform_setup() local
223 plat_relocate_bl32_image(arg_from_bl2->bl32_image_info); in plat_early_platform_setup()