Home
last modified time | relevance | path

Searched refs:address (Results 1 – 25 of 225) sorted by relevance

123456789

/rk3399_ARM-atf/plat/arm/board/corstone700/common/drivers/mhu/
H A Dcorstone700_mhu.c30 void mhu_secure_message_start(uintptr_t address, unsigned int slot_id) in mhu_secure_message_start() argument
47 intr_stat_check = (mmio_read_32(address + CPU_INTR_S_STAT) & in mhu_secure_message_start()
62 void mhu_secure_message_send(uintptr_t address, in mhu_secure_message_send() argument
71 assert((mmio_read_32(address + CPU_INTR_S_STAT) & in mhu_secure_message_send()
74 MHU_V2_ACCESS_REQUEST(address); in mhu_secure_message_send()
79 access_ready = MHU_V2_IS_ACCESS_READY(address); in mhu_secure_message_send()
91 mmio_write_32(address + CPU_INTR_S_SET, message); in mhu_secure_message_send()
94 void mhu_secure_message_end(uintptr_t address, unsigned int slot_id) in mhu_secure_message_end() argument
101 MHU_V2_CLEAR_REQUEST(address); in mhu_secure_message_end()
H A Dcorstone700_mhu.h30 void mhu_secure_message_start(uintptr_t address, unsigned int slot_id);
31 void mhu_secure_message_send(uintptr_t address,
34 void mhu_secure_message_end(uintptr_t address, unsigned int slot_id);
/rk3399_ARM-atf/plat/st/common/
H A Dstm32cubeprogrammer_usb.c23 uintptr_t address; member
41 dfu->address = UNDEFINED_DOWN_ADDR; \
66 dfu->buffer[1] = (uint8_t)(dfu->address); in dfu_callback_upload()
67 dfu->buffer[2] = (uint8_t)(dfu->address >> 8); in dfu_callback_upload()
68 dfu->buffer[3] = (uint8_t)(dfu->address >> 16); in dfu_callback_upload()
69 dfu->buffer[4] = (uint8_t)(dfu->address >> 24); in dfu_callback_upload()
76 dfu->address == UNDEFINED_DOWN_ADDR) { in dfu_callback_upload()
109 (dfu->address == UNDEFINED_DOWN_ADDR)) { in dfu_callback_download()
111 dfu->phase, alt, (uint32_t)dfu->address); in dfu_callback_download()
115 VERBOSE("Download %d %lx %x\n", alt, dfu->address, *len); in dfu_callback_download()
[all …]
/rk3399_ARM-atf/fdts/
H A Dstmm_dev_region.dtsi10 base-address = <ADDR_INIT(STMM_IOFPGA_BASE)>;
16 base-address = <ADDR_INIT(STMM_SYSREG_BASE)>;
22 base-address = <ADDR_INIT(STMM_SOCCMP_BASE)>;
29 base-address = <ADDR_INIT(STMM_FLASH0_BASE)>;
37 base-address = <ADDR_INIT(STMM_FLASH1_BASE)>;
44 base-address = <ADDR_INIT(STMM_TPM_S_CRB_BASE)>;
52 base-address = <ADDR_INIT(STMM_TPM_NS_CRB_BASE)>;
H A Dstmm_mem_region.dtsi9 base-address = <ADDR_INIT(STMM_IMAGE_BASE)>;
15 base-address = <ADDR_INIT(STMM_SSBUF_BASE)>;
21 base-address = <ADDR_INIT(STMM_NSBUF_BASE)>;
27 base-address = <ADDR_INIT(STMM_HEAP_BASE)>;
H A Dstm32mp25-fw-config.dtsi17 load-address = <0x0 STM32MP_HW_CONFIG_BASE>;
23 load-address = <0x0 STM32MP_BL33_BASE>;
29 load-address = <0x0 STM32MP_SYSRAM_BASE>;
45 #address-cells = <2>;
H A Dstm32mp15-fw-config.dtsi32 load-address = <0x0 STM32MP_HW_CONFIG_BASE>;
38 load-address = <0x0 STM32MP_BL33_BASE>;
45 load-address = <0x0 STM32MP_OPTEE_BASE>;
51 load-address = <0x0 STM32MP_BL32_BASE>;
57 load-address = <0x0 STM32MP_BL32_DTB_BASE>;
/rk3399_ARM-atf/plat/arm/board/tc/fdts/
H A Dtc_tb_fw_config.dts38 load-address = <0xfee00000>;
42 load-address = <0xfec00000>;
46 load-address = <0xfde00000>;
52 load-address = <0xfd280000>;
57 load-address = <0xf901c000>;
62 load-address = <0xfe000000>;
68 load-address = <0xfe100000>;
74 load-address = <0xfe200000>;
79 load-address = <0xfe600000>;
H A Dtc_fw_config.dts17 load-address = <0x0 0x4001300>;
23 load-address = <0x0 0x04001700>;
29 load-address = <0x0 PLAT_HW_CONFIG_DTB_BASE>;
34 load-address = <0x0 (PLAT_HW_CONFIG_DTB_BASE + PLAT_ARM_HW_CONFIG_SIZE)>;
/rk3399_ARM-atf/plat/arm/board/fvp/fdts/
H A Dfvp_fw_config.dts21 load-address = <0x0 TB_SOC_FW_ADDR>;
27 load-address = <0x0 0x07f00000>;
30 secondary-load-address = <0x0 HW_CONFIG_BASE>;
40 load-address = <0x0 TB_SOC_FW_ADDR>;
48 load-address = <0x0 TOS_FW_ADDR>;
50 secondary-load-address = <0x0 0x7e00000>;
57 load-address = <0x0 0x80000000>;
/rk3399_ARM-atf/plat/arm/board/neoverse_rd/platform/rdn2/fdts/
H A Drdn2_stmm_sel0_manifest.dts36 load-address = <0x0 0xFF200000>;
52 base-address = <0x0 0x0C010000>;
58 base-address = <0x0 0x0C170000>;
67 base-address = <0x0 0x0E000000>;
73 base-address = <0x0 0x20000000>;
79 base-address = <0x0 0x2A410000>;
88 base-address = <0x10 0x54000000>;
103 base-address = <0x0 0xff200000>;
114 base-address = <0x0 0xff500000>;
128 base-address = <0x0 0xff600000>;
[all …]
H A Drdn2_fw_config.dts16 load-address = <0x0 0x4001300>;
23 load-address = <0x0 0x04001500>;
30 load-address = <0x0 0xFEF00000>;
/rk3399_ARM-atf/plat/arm/board/neoverse_rd/platform/rdv3/fdts/
H A Drdv3_fw_config.dts16 load-address = <0x0 0x01f300>;
22 load-address = <0x0 0x01f500>;
23 secondary-load-address = <0x0 0xF9200000>;
29 load-address = <0x0 0xF3000000>;
/rk3399_ARM-atf/docs/components/fconf/
H A Dfconf_properties.rst21 - load-address [mandatory]
23 - Physical loading base address of the configuration.
24 If secondary-load-address is also provided (see below), then this is the
25 primary load address.
35 - secondary-load-address [optional]
37 - A platform uses this physical address to copy the configuration to
/rk3399_ARM-atf/plat/rpi/common/
H A Drpi_pci_svc.c44 static uint64_t pci_segment_lib_get_base(uint32_t address, uint32_t offset) in pci_segment_lib_get_base() argument
49 seg = PCI_ADDR_SEG(address); in pci_segment_lib_get_base()
58 bus = PCI_ADDR_BUS(address); in pci_segment_lib_get_base()
59 dev = PCI_ADDR_DEV(address); in pci_segment_lib_get_base()
60 fun = PCI_ADDR_FUN(address); in pci_segment_lib_get_base()
85 mmio_write_32(base + PCIE_EXT_CFG_INDEX, address << PCIE_EXT_CFG_BDF_SHIFT); in pci_segment_lib_get_base()
/rk3399_ARM-atf/docs/plat/marvell/armada/misc/
H A Dmvebu-ccu.rst1 Marvell CCU address decoding bindings
4 CCU configuration driver (1st stage address translation) for Marvell Armada 8K and 8K+ SoCs.
6 The CCU node includes a description of the address decoding configuration.
22 - Base address of the window
H A Dmvebu-amb.rst1 AMB - AXI MBUS address decoding
6 The Runit offers a second level of address windows lookup. It is used to map
10 address space and the properties associated with that address space.
48 - Base address of the window
H A Dmvebu-io-win.rst1 Marvell IO WIN address decoding bindings
4 IO Window configuration driver (2nd stage address translation) for Marvell Armada 8K and 8K+ SoCs.
6 The IO WIN includes a description of the address decoding configuration.
9 layer of decoding. This additional address decoding layer defines one of the
33 - Base address of the window
H A Dmvebu-iob.rst1 Marvell IOB address decoding bindings
4 IO bridge configuration driver (3rd stage address translation) for Marvell Armada 8K and 8K+ SoCs.
6 The IOB includes a description of the address decoding configuration.
9 When a transaction passes through the IOB, its address is compared to each of
26 - Base address of the window
/rk3399_ARM-atf/drivers/st/ddr/phy/phyinit/src/
H A Dddrphy_phyinit_reginterface.c74 if (retreglist[regindx].address == adr) { in ddrphy_phyinit_trackreg()
89 retreglist[regindx].address = adr; in ddrphy_phyinit_trackreg()
138 (4U * retreglist[regindx].address))); in ddrphy_phyinit_reginterface()
154 (DDRPHYC_BASE + (4U * retreglist[regindx].address)), in ddrphy_phyinit_reginterface()
/rk3399_ARM-atf/plat/arm/board/n1sdp/fdts/
H A Dn1sdp_fw_config.dts14 load-address = <0x0 0x4001300>;
19 load-address = <0x0 0x4001600>;
24 load-address = <0x0 0xFEF00000>;
/rk3399_ARM-atf/plat/arm/board/morello/fdts/
H A Dmorello_fw_config.dts16 load-address = <0x0 0x4001300>;
22 load-address = <0x0 0xFEF00000>;
28 load-address = <0x0 0xFEFF8000>;
/rk3399_ARM-atf/docs/design/
H A Dreset-design.rst30 address" for more information.
32 Programmable CPU reset address
35 By default, TF-A assumes that the CPU reset address is not programmable.
36 Therefore, all CPUs start at the same address (typically address 0) whenever
40 If the reset vector address (reflected in the reset vector base address register
42 at the right address, both on a cold and warm reset. Therefore, the boot type
45 |Reset code flow with programmable reset address|
51 On both the FVP and Juno platforms, the reset vector address is not programmable
77 Programmable CPU reset address, Cold boot on a single CPU
81 a programmable CPU reset address and which release a single CPU out of reset.
[all …]
/rk3399_ARM-atf/plat/arm/board/juno/fdts/
H A Djuno_fw_config.dts17 load-address = <0x0 0x4001300>;
24 load-address = <0x0 0x82000000>;
31 load-address = <0x0 0x04001D00>;
/rk3399_ARM-atf/common/backtrace/
H A Dbacktrace.c41 static inline uintptr_t extract_address(uintptr_t address) in extract_address() argument
43 uintptr_t ret = address; in extract_address()
51 ret = xpaci(address); in extract_address()
62 static bool is_address_readable(uintptr_t address) in is_address_readable() argument
65 uintptr_t addr = extract_address(address); in is_address_readable()

123456789