Searched refs:WL (Results 1 – 2 of 2) sorted by relevance
| /rk3399_ARM-atf/drivers/renesas/rza/ddr/ |
| H A D | ddr.c | 193 uint8_t CL, CWL, AL, PL, RL, WL; in program_phy1() local
223 WL = CWL + AL + PL; in program_phy1()
281 read_lat = (dram == 2 ? 12 : 10) + (CEIL(RL, 2) * 2) - CEIL(WL, 2) + 28; in program_phy1()
282 trim_lat = (dram == 2 ? 11 : 9) + CEIL(RL, 2) - CEIL(WL, 2) + 29; in program_phy1()
285 tmp = ((WL == 5 ? 0x1 : 0x0) << 16) | 0x00100000; in program_phy1()
351 tmp = (CEIL(CWL, 2) << 8) | ((((WL % 2) == 0) ? 0 : 1) << 24) | in program_phy1()
362 tmp = ((WL % 2) == 0) & 0x1; in program_phy1()
|
| /rk3399_ARM-atf/drivers/renesas/common/ddr/ddr_b/ |
| H A D | boot_init_dram.c | 878 uint8_t WL; member
1008 static uint8_t WL; variable
1263 WL = js1[js1_ind].WL; in ddrtbl_load()
1482 data_l = WL - 1; in ddrtbl_load()
1484 data_l = WL; in ddrtbl_load()
2066 mmio_write_32(DBSC_DBTR(1), WL); in dbsc_regset()
2106 data_l = WL + 1 + (16 / 2) + js2[js2_twtr]; in dbsc_regset()
2228 1UL * (WL + 1 + (16 / 2) + in dbsc_regset()
3530 datal = RL + js2[js2_tdqsck] + (16 / 2) + 1 - WL + 2 + 2 + 19; in wdqdm_man()
|