Home
last modified time | relevance | path

Searched refs:SW2SPM_MAILBOX_3 (Results 1 – 8 of 8) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8183/drivers/spm/
H A Dspm.c93 mmio_write_32(SW2SPM_MAILBOX_3, bootaddr); in spm_set_bootaddr()
H A Dspm.h278 #define SW2SPM_MAILBOX_3 (SPM_BASE + 0x5F8) macro
/rk3399_ARM-atf/plat/mediatek/mt8188/include/
H A Dspm_reg.h158 #define SW2SPM_MAILBOX_3 (SPM_BASE + 0x2F8) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_reg.h154 #define SW2SPM_MAILBOX_3 (SPM_BASE + 0x2F8) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_reg.h170 #define SW2SPM_MAILBOX_3 (SPM_BASE + 0x2F8) macro
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_reg.h173 #define SW2SPM_MAILBOX_3 (SPM_BASE + 0x2F8) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_reg.h76 #define SW2SPM_MAILBOX_3 (SPM_BASE + 0x023C) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_reg.h74 #define SW2SPM_MAILBOX_3 (SPM_BASE + 0x23C) macro