Home
last modified time | relevance | path

Searched refs:SPM_DVS_DFS_LEVEL (Results 1 – 10 of 10) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_vcorefs.c290 mmio_write_32(SPM_DVS_DFS_LEVEL, 0x00010001); in spm_dvfsfw_init()
H A Dmt_spm_reg.h287 #define SPM_DVS_DFS_LEVEL (SPM_BASE + 0x4F8) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_vcorefs.c375 mmio_write_32(SPM_DVS_DFS_LEVEL, 0x00010001); in spm_dvfsfw_init()
H A Dmt_spm_reg.h294 #define SPM_DVS_DFS_LEVEL (SPM_BASE + 0x4E8) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_vcorefs.c414 mmio_write_32(SPM_DVS_DFS_LEVEL, 0x00010001); in spm_dvfsfw_init()
H A Dmt_spm_reg.h274 #define SPM_DVS_DFS_LEVEL (SPM_BASE + 0x4F8) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_vcorefs.c572 mmio_write_32(SPM_DVS_DFS_LEVEL, 0x10080080); in spm_dvfsfw_init()
H A Dmt_spm_reg.h136 #define SPM_DVS_DFS_LEVEL (SPM_BASE + 0x039C) macro
/rk3399_ARM-atf/plat/mediatek/mt8188/include/
H A Dspm_reg.h277 #define SPM_DVS_DFS_LEVEL (SPM_BASE + 0x4E8) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_reg.h135 #define SPM_DVS_DFS_LEVEL (SPM_BASE + 0x39C) macro