Home
last modified time | relevance | path

Searched refs:SOCFPGA_RSTMGR_CPUBASELOW_2 (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_reset_manager.h57 #define SOCFPGA_RSTMGR_CPUBASELOW_2 0x0A8 macro
/rk3399_ARM-atf/plat/intel/soc/common/soc/
H A Dsocfpga_reset_manager.c1242 entrypoint = mmio_read_32(SOCFPGA_RSTMGR_CPUBASELOW_2); in socfpga_cpu_reset_base()