Searched refs:SOCFPGA_RSTMGR (Results 1 – 5 of 5) sorted by relevance
| /rk3399_ARM-atf/plat/intel/soc/common/soc/ |
| H A D | socfpga_reset_manager.c | 23 mmio_clrbits_32(SOCFPGA_RSTMGR(PER1MODRST), in deassert_peripheral_reset() 45 mmio_clrbits_32(SOCFPGA_RSTMGR(PER0MODRST), in deassert_peripheral_reset() 56 mmio_clrbits_32(SOCFPGA_RSTMGR(PER0MODRST), in deassert_peripheral_reset() 80 mmio_clrbits_32(SOCFPGA_RSTMGR(BRGMODRST), in deassert_peripheral_reset() 96 mmio_setbits_32(SOCFPGA_RSTMGR(HDSKEN), or_mask); in config_hps_hs_before_warm_reset() 261 mmio_setbits_32(SOCFPGA_RSTMGR(HDSKREQ), in socfpga_bridges_reset() 265 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_reset() 272 mmio_setbits_32(SOCFPGA_RSTMGR(HDSKREQ), in socfpga_bridges_reset() 276 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_reset() 287 mmio_setbits_32(SOCFPGA_RSTMGR(BRGMODRST), in socfpga_bridges_reset() [all …]
|
| H A D | socfpga_emac.c | 17 mmio_setbits_32(SOCFPGA_RSTMGR(PER0MODRST), in socfpga_emac_init() 34 mmio_clrbits_32(SOCFPGA_RSTMGR(PER0MODRST), in socfpga_emac_init()
|
| /rk3399_ARM-atf/plat/intel/soc/common/ |
| H A D | socfpga_psci.c | 91 mmio_setbits_32(SOCFPGA_RSTMGR(MPUMODRST), 1 << cpu_id); in socfpga_pwr_domain_on() 133 mmio_setbits_32(SOCFPGA_RSTMGR(MPUMODRST), 1 << cpu_id); in socfpga_pwr_domain_suspend() 181 mmio_clrbits_32(SOCFPGA_RSTMGR(MPUMODRST), 1 << cpu_id); in socfpga_pwr_domain_suspend_finish() 258 mmio_write_32(SOCFPGA_RSTMGR(HDSKTIMEOUT), 0xffffff); in socfpga_system_reset2() 261 mmio_setbits_32(SOCFPGA_RSTMGR(HDSKEN), RSTMGR_HDSKEN_SET); in socfpga_system_reset2() 265 mmio_setbits_32(SOCFPGA_RSTMGR(COLDMODRST), 0x100); in socfpga_system_reset2()
|
| /rk3399_ARM-atf/plat/intel/soc/common/include/ |
| H A D | socfpga_reset_manager.h | 233 #define SOCFPGA_RSTMGR(_reg) (SOCFPGA_RSTMGR_REG_BASE + (SOCFPGA_RSTMGR_##_reg)) macro
|
| /rk3399_ARM-atf/plat/intel/soc/stratix10/soc/ |
| H A D | s10_memory_controller.c | 188 mmio_clrbits_32(SOCFPGA_RSTMGR(BRGMODRST), RSTMGR_FIELD(BRG, DDRSCH)); in init_hard_memory_controller()
|