Searched refs:RL (Results 1 – 2 of 2) sorted by relevance
| /rk3399_ARM-atf/drivers/renesas/rza/ddr/ |
| H A D | ddr.c | 193 uint8_t CL, CWL, AL, PL, RL, WL; in program_phy1() local
222 RL = CL + AL + PL; in program_phy1()
281 read_lat = (dram == 2 ? 12 : 10) + (CEIL(RL, 2) * 2) - CEIL(WL, 2) + 28; in program_phy1()
282 trim_lat = (dram == 2 ? 11 : 9) + CEIL(RL, 2) - CEIL(WL, 2) + 29; in program_phy1()
|
| /rk3399_ARM-atf/drivers/renesas/common/ddr/ddr_b/ |
| H A D | boot_init_dram.c | 1007 static uint8_t RL; variable
1259 RL = js1[js1_ind].rlwdbi; in ddrtbl_load()
1261 RL = js1[js1_ind].rlwodbi; in ddrtbl_load()
1446 if (js2[js2_tiedly] > (RL)) in ddrtbl_load()
1447 js2[js2_tiedly] = RL; in ddrtbl_load()
1478 ddrtbl_setval(_cnf_DDR_PI_REGSET, _reg_PI_RDLAT_ADJ_F1, RL - dataS); in ddrtbl_load()
2063 mmio_write_32(DBSC_DBTR(0), RL); in dbsc_regset()
2101 RL + (16 / 2) + 1 + 2 - js1[js1_ind].odtlon + in dbsc_regset()
2128 tmp[2] = RL + 16; in dbsc_regset()
3530 datal = RL + js2[js2_tdqsck] + (16 / 2) + 1 - WL + 2 + 2 + 19; in wdqdm_man()
|