Home
last modified time | relevance | path

Searched refs:GLB_SRST_FST_CFG_VAL (Results 1 – 8 of 8) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/rk3568/drivers/soc/
H A Dsoc.h17 #define GLB_SRST_FST_CFG_VAL 0xfdb9 macro
H A Dsoc.c78 mmio_write_32(CRU_BASE + CRU_GLB_SRST_FST, GLB_SRST_FST_CFG_VAL); in soc_global_soft_reset()
/rk3399_ARM-atf/plat/rockchip/rk3588/drivers/soc/
H A Dsoc.h40 #define GLB_SRST_FST_CFG_VAL 0xfdb9 macro
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/soc/
H A Dsoc.h12 #define GLB_SRST_FST_CFG_VAL 0xfdb9 macro
H A Dsoc.c342 mmio_write_32(CRU_BASE + CRU_GLB_SRST_FST, GLB_SRST_FST_CFG_VAL); in soc_global_soft_reset()
/rk3399_ARM-atf/plat/rockchip/rk3576/drivers/soc/
H A Dsoc.h30 #define GLB_SRST_FST_CFG_VAL 0xfdb9 macro
/rk3399_ARM-atf/plat/rockchip/rk3576/drivers/pmu/
H A Dpmu.c980 mmio_write_32(CRU_BASE + CRU_GLB_SRST_FST, GLB_SRST_FST_CFG_VAL); in rockchip_soc_soft_reset()
/rk3399_ARM-atf/plat/rockchip/rk3588/drivers/pmu/
H A Dpmu.c1341 mmio_write_32(CRU_BASE + CRU_GLB_SRST_FST, GLB_SRST_FST_CFG_VAL); in rockchip_soc_soft_reset()