Home
last modified time | relevance | path

Searched refs:CPC_MCUSYS_CPC_RESET_PWR_ON_EN (Results 1 – 7 of 7) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/include/drivers/mcusys/v2/
H A Dmcucfg.h59 #define CPC_MCUSYS_CPC_RESET_PWR_ON_EN BIT(20) macro
/rk3399_ARM-atf/plat/mediatek/include/drivers/mcusys/v3/
H A Dmcucfg.h59 #define CPC_MCUSYS_CPC_RESET_PWR_ON_EN BIT(20) macro
/rk3399_ARM-atf/plat/mediatek/include/drivers/mcusys/v4/
H A Dmcucfg.h69 #define CPC_MCUSYS_CPC_RESET_PWR_ON_EN BIT(20) macro
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/cpcv3_2/
H A Dmt_cpu_pm.c119 if ((reg & CPC_MCUSYS_CPC_RESET_PWR_ON_EN) != 0) { in cpupm_smp_init()
122 mmio_clrbits_32(CPC_MCUSYS_CPC_FLOW_CTRL_CFG, CPC_MCUSYS_CPC_RESET_PWR_ON_EN); in cpupm_smp_init()
/rk3399_ARM-atf/plat/mediatek/drivers/mcusys/v1/
H A Dmcucfg.h66 #define CPC_MCUSYS_CPC_RESET_PWR_ON_EN BIT(20) macro
/rk3399_ARM-atf/plat/mediatek/include/drivers/mcusys/v1/
H A Dmcucfg.h120 #define CPC_MCUSYS_CPC_RESET_PWR_ON_EN BIT(20) macro
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/cpcv5_4/
H A Dmt_cpu_pm.c314 if (reg & CPC_MCUSYS_CPC_RESET_PWR_ON_EN) { in cpupm_smp_init()
318 CPC_MCUSYS_CPC_RESET_PWR_ON_EN); in cpupm_smp_init()