Home
last modified time | relevance | path

Searched refs:CLKMGR_MAINPLL_PLLCX_EN (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_clock_manager.c306 mmio_setbits_32(CLKMGR_MAINPLL(PLLC0), CLKMGR_MAINPLL_PLLCX_EN); in config_clkmgr_handoff()
307 mmio_setbits_32(CLKMGR_MAINPLL(PLLC1), CLKMGR_MAINPLL_PLLCX_EN); in config_clkmgr_handoff()
308 mmio_setbits_32(CLKMGR_MAINPLL(PLLC2), CLKMGR_MAINPLL_PLLCX_EN); in config_clkmgr_handoff()
309 mmio_setbits_32(CLKMGR_MAINPLL(PLLC3), CLKMGR_MAINPLL_PLLCX_EN); in config_clkmgr_handoff()
/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dagilex5_clock_manager.h182 #define CLKMGR_MAINPLL_PLLCX_EN BIT(27) macro