Home
last modified time | relevance | path

Searched refs:CLKMGR_L4_MAIN_CLK_ID (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dagilex5_clock_manager.h262 #define CLKMGR_L4_MAIN_CLK_ID 2 macro
/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_clock_manager.c615 case CLKMGR_L4_MAIN_CLK_ID: in clkmgr_get_rate()