Home
last modified time | relevance | path

Searched refs:ARM_NS_DRAM1_SIZE (Results 1 – 16 of 16) sorted by relevance

/rk3399_ARM-atf/plat/arm/board/fvp/
H A Dfvp_drtm_addr.c24 (region_start < (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE)) && in plat_drtm_validate_ns_region()
26 (region_end < (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE))) { in plat_drtm_validate_ns_region()
/rk3399_ARM-atf/plat/arm/board/corstone700/common/include/
H A Dplatform_def.h56 #define ARM_NS_DRAM1_SIZE ARM_DRAM1_SIZE macro
58 ARM_NS_DRAM1_SIZE - 1)
196 ARM_NS_DRAM1_SIZE, \
/rk3399_ARM-atf/plat/nuvoton/common/
H A Dnuvoton_pm.c34 (entrypoint < (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE))) { in arm_validate_ns_entrypoint()
/rk3399_ARM-atf/plat/arm/board/corstone1000/common/include/
H A Dplatform_def.h107 #define ARM_NS_DRAM1_SIZE ARM_DRAM1_SIZE macro
108 #define ARM_NS_DRAM1_END (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE - 1)
302 ARM_NS_DRAM1_SIZE, \
/rk3399_ARM-atf/plat/arm/board/corstone1000/common/
H A Dcorstone1000_pm.c43 if ((entrypoint >= ARM_NS_DRAM1_BASE) && (entrypoint < (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE))) { in corstone1000_validate_ns_entrypoint()
/rk3399_ARM-atf/plat/arm/board/fvp/include/
H A Dfvp_pas_def.h71 #define ARM_PAS_2_SIZE (ARM_NS_DRAM1_SIZE)
/rk3399_ARM-atf/plat/arm/common/
H A Darm_bl1_fwu.c40 .mem_size = ARM_NS_DRAM1_SIZE
H A Darm_pm.c123 (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE))) { in arm_validate_ns_entrypoint()
/rk3399_ARM-atf/include/plat/nuvoton/common/
H A Dnpcm845x_arm_def.h197 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \ macro
200 ARM_NS_DRAM1_SIZE - 1U)
255 ARM_NS_DRAM1_BASE, ARM_NS_DRAM1_SIZE, \
/rk3399_ARM-atf/plat/arm/board/fvp_ve/include/
H A Dplatform_def.h39 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \ macro
97 ARM_NS_DRAM1_SIZE, \
/rk3399_ARM-atf/plat/arm/board/a5ds/include/
H A Dplatform_def.h105 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \ macro
121 ARM_NS_DRAM1_SIZE, \
/rk3399_ARM-atf/plat/arm/board/neoverse_rd/common/include/nrd3/
H A Dnrd_css_fw_def3.h93 ARM_NS_DRAM1_SIZE, \
H A Dnrd_plat_arm_def3.h745 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \ macro
749 ARM_NS_DRAM1_SIZE - 1U)
H A Dnrd_pas_def3.h499 ARM_NS_DRAM1_SIZE, \
/rk3399_ARM-atf/include/plat/arm/common/
H A Darm_def.h238 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \ macro
242 ARM_NS_DRAM1_SIZE - 1U)
308 ARM_NS_DRAM1_SIZE, \
/rk3399_ARM-atf/plat/arm/board/neoverse_rd/platform/rdv3/
H A Drdv3_common.c153 bank_ptr[0].size = ARM_NS_DRAM1_SIZE; in plat_rmmd_load_manifest()