Home
last modified time | relevance | path

Searched refs:pl310_base (Results 1 – 10 of 10) sorted by relevance

/optee_os/core/arch/arm/plat-imx/
H A Dimx_pl310.c28 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config() argument
34 io_write32(pl310_base + PL310_CTRL, 0); in arm_cl2_config()
36 io_write32(pl310_base + PL310_TAG_RAM_CTRL, PL310_TAG_RAM_CTRL_INIT); in arm_cl2_config()
37 io_write32(pl310_base + PL310_DATA_RAM_CTRL, PL310_DATA_RAM_CTRL_INIT); in arm_cl2_config()
38 io_write32(pl310_base + PL310_AUX_CTRL, PL310_AUX_CTRL_INIT); in arm_cl2_config()
53 id = io_read32(pl310_base + PL310_CACHE_ID); in arm_cl2_config()
59 io_write32(pl310_base + PL310_PREFETCH_CTRL, val); in arm_cl2_config()
61 io_write32(pl310_base + PL310_POWER_CTRL, PL310_POWER_CTRL_INIT); in arm_cl2_config()
64 arm_cl2_invbyway(pl310_base); in arm_cl2_config()
67 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable() argument
[all …]
/optee_os/core/arch/arm/plat-sam/
H A Dsam_pl310.c46 vaddr_t pl310_base(void) in pl310_base() function
58 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config() argument
60 io_write32(pl310_base + PL310_CTRL, 0); in arm_cl2_config()
62 io_write32(pl310_base + PL310_AUX_CTRL, PL310_AUX_CTRL_INIT); in arm_cl2_config()
63 io_write32(pl310_base + PL310_PREFETCH_CTRL, PL310_PREFETCH_CTRL_INIT); in arm_cl2_config()
64 io_write32(pl310_base + PL310_POWER_CTRL, PL310_POWER_CTRL_INIT); in arm_cl2_config()
67 arm_cl2_invbyway(pl310_base); in arm_cl2_config()
70 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable() argument
73 io_write32(pl310_base + PL310_CTRL, 1); in arm_cl2_enable()
79 vaddr_t base = pl310_base(); in pl310_enable()
[all …]
/optee_os/core/arch/arm/include/kernel/
H A Dtz_ssvce_pl310.h13 vaddr_t pl310_base(void);
19 void arm_cl2_cleaninvbyway(vaddr_t pl310_base);
20 void arm_cl2_invbyway(vaddr_t pl310_base);
21 void arm_cl2_cleanbyway(vaddr_t pl310_base);
22 void arm_cl2_cleanbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
23 void arm_cl2_invbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
24 void arm_cl2_cleaninvbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
/optee_os/core/arch/arm/plat-zynq7k/
H A Dmain.c98 vaddr_t pl310_base(void) in pl310_base() function
110 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config() argument
113 io_write32(pl310_base + PL310_CTRL, 0); in arm_cl2_config()
121 io_write32(pl310_base + PL310_TAG_RAM_CTRL, PL310_TAG_RAM_CTRL_INIT); in arm_cl2_config()
122 io_write32(pl310_base + PL310_DATA_RAM_CTRL, PL310_DATA_RAM_CTRL_INIT); in arm_cl2_config()
123 io_write32(pl310_base + PL310_AUX_CTRL, PL310_AUX_CTRL_INIT); in arm_cl2_config()
124 io_write32(pl310_base + PL310_PREFETCH_CTRL, PL310_PREFETCH_CTRL_INIT); in arm_cl2_config()
125 io_write32(pl310_base + PL310_POWER_CTRL, PL310_POWER_CTRL_INIT); in arm_cl2_config()
128 arm_cl2_invbyway(pl310_base); in arm_cl2_config()
131 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable() argument
[all …]
/optee_os/core/arch/arm/plat-ti/
H A Dti_pl310.c17 vaddr_t pl310_base(void) in pl310_base() function
32 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config() argument
34 (void)pl310_base; in arm_cl2_config()
38 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable() argument
40 (void)pl310_base; in arm_cl2_enable()
H A Dsm_platform_handler_a9.c38 io_write32(pl310_base() + PL310_DEBUG_CTRL, smc_args->a1); in ti_sip_handler()
42 arm_cl2_cleaninvbypa(pl310_base(), smc_args->a1, in ti_sip_handler()
47 io_write32(pl310_base() + PL310_CTRL, smc_args->a1); in ti_sip_handler()
51 io_write32(pl310_base() + PL310_AUX_CTRL, smc_args->a1); in ti_sip_handler()
55 io_write32(pl310_base() + PL310_TAG_RAM_CTRL, smc_args->a1); in ti_sip_handler()
56 io_write32(pl310_base() + PL310_DATA_RAM_CTRL, smc_args->a2); in ti_sip_handler()
60 io_write32(pl310_base() + PL310_PREFETCH_CTRL, smc_args->a1); in ti_sip_handler()
/optee_os/core/arch/arm/plat-stm/
H A Dmain.c86 vaddr_t pl310_base(void) in pl310_base() function
126 io_write32(pl310_base() + PL310_ADDR_FILT_END, CPU_PORT_FILT_END); in plat_primary_init_early()
127 io_write32(pl310_base() + PL310_ADDR_FILT_START, in plat_primary_init_early()
/optee_os/core/arch/arm/mm/
H A Dcore_mmu.c119 pl310_base_pa_op = pl310_base(); in cache_op_outer()
126 arm_cl2_invbyway(pl310_base()); in cache_op_outer()
133 arm_cl2_cleanbyway(pl310_base()); in cache_op_outer()
140 arm_cl2_cleaninvbyway(pl310_base()); in cache_op_outer()
/optee_os/core/arch/arm/kernel/
H A Dentry_a32.S287 bl pl310_base
308 bl pl310_base
558 bl pl310_base
572 bl pl310_base
775 bl pl310_base
777 bl pl310_base
H A Dtz_ssvce_pl310_a32.S234 b pl310_base