Home
last modified time | relevance | path

Searched refs:gicd_base (Results 1 – 2 of 2) sorted by relevance

/optee_os/core/drivers/
H A Dgic.c146 vaddr_t gicd_base; member
195 io_read32(gd->gicd_base + GICD_CTLR) & GICD_CTLR_ARE_S; in affinity_routing_is_enabled()
198 static size_t probe_max_it(vaddr_t gicc_base __maybe_unused, vaddr_t gicd_base) in probe_max_it() argument
203 size_t max_regs = io_read32(gicd_base + GICD_TYPER) & in probe_max_it()
221 old_reg = io_read32(gicd_base + GICD_ISENABLER(i)); in probe_max_it()
222 io_write32(gicd_base + GICD_ISENABLER(i), 0xffffffff); in probe_max_it()
223 reg = io_read32(gicd_base + GICD_ISENABLER(i)); in probe_max_it()
224 io_write32(gicd_base + GICD_ICENABLER(i), ~old_reg); in probe_max_it()
315 grp0 = io_read32(gd->gicd_base + GICD_IGROUPR(0)); in gic_legacy_sync_dist_config()
327 io_write32(gd->gicd_base + GICD_ICENABLER(0), BIT(n)); in gic_legacy_sync_dist_config()
[all …]
/optee_os/core/arch/arm/plat-marvell/
H A Dmain.c83 paddr_t gicd_base = 0; in boot_primary_init_intc() local
89 gicd_base = GIC_BASE + GICD_OFFSET; in boot_primary_init_intc()
91 gic_init(gicc_base, gicd_base); in boot_primary_init_intc()