Home
last modified time | relevance | path

Searched refs:MUX_PLL4 (Results 1 – 2 of 2) sorted by relevance

/optee_os/core/include/dt-bindings/clock/
H A Dstm32mp13-clksrc.h88 #define MUX_PLL4 5 macro
155 #define CLK_PLL4_HSI CLKSRC(MUX_PLL4, 0)
156 #define CLK_PLL4_HSE CLKSRC(MUX_PLL4, 1)
157 #define CLK_PLL4_CSI CLKSRC(MUX_PLL4, 2)
/optee_os/core/drivers/clk/
H A Dclk-stm32mp13.c461 MUXRDY_CFG(MUX_PLL4, RCC_RCK4SELR, 0, 2, GATE_PLL4SRCRDY),
919 CLK_PLL_CFG(PLL4_ID, PLL_800, GATE_PLL4, MUX_PLL4, RCC_PLL4CR),
2105 0, RCC_PLL4CR, GATE_PLL4, MUX_PLL4);