Home
last modified time | relevance | path

Searched refs:CSU_CSL_END (Results 1 – 4 of 4) sorted by relevance

/optee_os/core/drivers/
H A Dimx_csu.c129 for (offset = CSU_CSL_START; offset < CSU_CSL_END; offset += 4) in csu_configure()
145 for (offset = CSU_CSL_START; offset < CSU_CSL_END; offset += 4) { in csu_configure()
/optee_os/core/arch/arm/plat-ls/
H A Dmain.c96 addr != CSU_BASE + CSU_CSL_END; in plat_primary_init_early()
108 addr != CSU_BASE + CSU_CSL_END; in plat_primary_init_early()
/optee_os/core/arch/arm/plat-imx/registers/
H A Dimx7.h56 #define CSU_CSL_END 0x100 macro
H A Dimx6.h105 #define CSU_CSL_END 0xA0 macro