Home
last modified time | relevance | path

Searched refs:rk3328_pll_clks (Results 1 – 2 of 2) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3328.c105 static struct rockchip_pll_clock rk3328_pll_clks[] = { variable
135 old_rate = rockchip_pll_get_rate(&rk3328_pll_clks[NPLL], in rk3328_armclk_set_clk()
138 if (rockchip_pll_set_rate(&rk3328_pll_clks[NPLL], in rk3328_armclk_set_clk()
158 if (rockchip_pll_set_rate(&rk3328_pll_clks[NPLL], in rk3328_armclk_set_clk()
163 return rockchip_pll_get_rate(&rk3328_pll_clks[NPLL], priv->cru, NPLL); in rk3328_armclk_set_clk()
788 priv->gpll_hz = rockchip_pll_get_rate(&rk3328_pll_clks[GPLL], in rk3328_clk_get_rate()
793 priv->cpll_hz = rockchip_pll_get_rate(&rk3328_pll_clks[CPLL], in rk3328_clk_get_rate()
805 rate = rockchip_pll_get_rate(&rk3328_pll_clks[clk->id - 1], in rk3328_clk_get_rate()
809 rate = rockchip_pll_get_rate(&rk3328_pll_clks[NPLL], in rk3328_clk_get_rate()
876 ret = rockchip_pll_set_rate(&rk3328_pll_clks[clk->id - 1], in rk3328_clk_set_rate()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3328.c216 static struct rockchip_pll_clock rk3328_pll_clks[] __initdata = { variable
853 rockchip_clk_register_plls(ctx, rk3328_pll_clks, in rk3328_clk_init()
854 ARRAY_SIZE(rk3328_pll_clks), in rk3328_clk_init()