| /OK3568_Linux_fs/kernel/drivers/staging/rtl8723bs/hal/ |
| H A D | rtl8723b_rf6052.c | 119 …PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 825… in phy_RF6052_Config_ParaFile()
122 …PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 8255… in phy_RF6052_Config_ParaFile()
|
| H A D | rtl8723b_phycfg.c | 402 …pHalData->PHYRegDef[ODM_RF_PATH_A].rfHSSIPara2 = rFPGA0_XA_HSSIParameter2; /* wire control parame… in phy_InitBBRFRegisterDefinition()
403 …pHalData->PHYRegDef[ODM_RF_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; /* wire control parame… in phy_InitBBRFRegisterDefinition()
|
| /OK3568_Linux_fs/external/rkwifibt/drivers/rtl8723ds/hal/rtl8723d/ |
| H A D | rtl8723d_rf6052.c | 142 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
145 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723ds/hal/rtl8723d/ |
| H A D | rtl8723d_rf6052.c | 143 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
146 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723cs/hal/rtl8703b/ |
| H A D | rtl8703b_rf6052.c | 139 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
142 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723bs/hal/rtl8723b/ |
| H A D | rtl8723b_rf6052.c | 150 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
153 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/external/rkwifibt/drivers/rtl8189fs/hal/rtl8188f/ |
| H A D | rtl8188f_rf6052.c | 177 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
180 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723bu/hal/rtl8723b/ |
| H A D | rtl8723b_rf6052.c | 165 …PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); // Set 1 to 4 bits for 8255 in phy_RF6052_Config_ParaFile()
168 PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); // Set 0 to 12 bits for 8255 in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/external/rkwifibt/drivers/rtl8188fu/hal/rtl8188f/ |
| H A D | rtl8188f_rf6052.c | 177 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
180 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/kernel/drivers/staging/rtl8188eu/hal/ |
| H A D | rf_cfg.c | 236 phy_set_bb_reg(adapt, pphyreg->rfHSSIPara2, B3WIREADDREAALENGTH, 0x0); in rtl88eu_phy_rf_config()
239 phy_set_bb_reg(adapt, pphyreg->rfHSSIPara2, B3WIREDATALENGTH, 0x0); in rtl88eu_phy_rf_config()
|
| H A D | bb_cfg.c | 608 reg[RF_PATH_A]->rfHSSIPara2 = rFPGA0_XA_HSSIParameter2; in rtl88e_phy_init_bb_rf_register_definition()
609 reg[RF_PATH_B]->rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in rtl88e_phy_init_bb_rf_register_definition()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8189fs/hal/rtl8188f/ |
| H A D | rtl8188f_rf6052.c | 178 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
181 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8188fu/hal/rtl8188f/ |
| H A D | rtl8188f_rf6052.c | 178 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
181 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8188eu/hal/rtl8188e/ |
| H A D | rtl8188e_rf6052.c | 204 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 82… in phy_RF6052_Config_ParaFile()
207 …phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 825… in phy_RF6052_Config_ParaFile()
|
| H A D | rtl8188e_phycfg.c | 479 tmplong2 = phy_query_bb_reg(Adapter, pPhyReg->rfHSSIPara2, bMaskDWord); in phy_RFSerialRead()
486 phy_set_bb_reg(Adapter, pPhyReg->rfHSSIPara2, bMaskDWord, tmplong2); in phy_RFSerialRead()
836 …pHalData->PHYRegDef[RF_PATH_A].rfHSSIPara2 = rFPGA0_XA_HSSIParameter2; /* wire control parameter2… in phy_InitBBRFRegisterDefinition()
837 …pHalData->PHYRegDef[RF_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; /* wire control parameter2… in phy_InitBBRFRegisterDefinition()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8189es/hal/rtl8188e/ |
| H A D | rtl8188e_rf6052.c | 222 …PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); // Set 1 to 4 bits for 8255 in phy_RF6052_Config_ParaFile()
225 PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); // Set 0 to 12 bits for 8255 in phy_RF6052_Config_ParaFile()
|
| H A D | rtl8188e_phycfg.c | 493 tmplong2 = PHY_QueryBBReg(Adapter, pPhyReg->rfHSSIPara2, bMaskDWord); in phy_RFSerialRead()
500 PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, bMaskDWord, tmplong2); in phy_RFSerialRead()
865 pHalData->PHYRegDef[RF_PATH_A].rfHSSIPara2 = rFPGA0_XA_HSSIParameter2; //wire control parameter2 in phy_InitBBRFRegisterDefinition()
866 pHalData->PHYRegDef[RF_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; //wire control parameter2 in phy_InitBBRFRegisterDefinition()
|
| /OK3568_Linux_fs/kernel/drivers/staging/rtl8192e/rtl8192e/ |
| H A D | r8190P_rtl8256.c | 94 rtl92e_set_bb_reg(dev, pPhyReg->rfHSSIPara2, in rtl92e_config_rf()
96 rtl92e_set_bb_reg(dev, pPhyReg->rfHSSIPara2, in rtl92e_config_rf()
|
| H A D | r8192E_phy.c | 124 rtl92e_set_bb_reg(dev, pPhyReg->rfHSSIPara2, bLSSIReadAddress, in _rtl92e_phy_rf_read()
126 rtl92e_set_bb_reg(dev, pPhyReg->rfHSSIPara2, bLSSIReadEdge, 0x0); in _rtl92e_phy_rf_read()
127 rtl92e_set_bb_reg(dev, pPhyReg->rfHSSIPara2, bLSSIReadEdge, 0x1); in _rtl92e_phy_rf_read()
422 priv->PHYRegDef[RF90_PATH_A].rfHSSIPara2 = rFPGA0_XA_HSSIParameter2; in _rtl92e_init_bb_rf_reg_def()
423 priv->PHYRegDef[RF90_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in _rtl92e_init_bb_rf_reg_def()
424 priv->PHYRegDef[RF90_PATH_C].rfHSSIPara2 = rFPGA0_XC_HSSIParameter2; in _rtl92e_init_bb_rf_reg_def()
425 priv->PHYRegDef[RF90_PATH_D].rfHSSIPara2 = rFPGA0_XD_HSSIParameter2; in _rtl92e_init_bb_rf_reg_def()
|
| H A D | r8190P_def.h | 113 u32 rfHSSIPara2; member
|
| /OK3568_Linux_fs/kernel/drivers/staging/rtl8192u/ |
| H A D | r819xU_phy.c | 165 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, bLSSIReadAddress, in rtl8192_phy_RFSerialRead()
168 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, bLSSIReadEdge, 0x0); in rtl8192_phy_RFSerialRead()
169 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, bLSSIReadEdge, 0x1); in rtl8192_phy_RFSerialRead()
615 priv->PHYRegDef[RF90_PATH_A].rfHSSIPara2 = rFPGA0_XA_HSSIParameter2; in rtl8192_InitBBRFRegDef()
616 priv->PHYRegDef[RF90_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in rtl8192_InitBBRFRegDef()
617 priv->PHYRegDef[RF90_PATH_C].rfHSSIPara2 = rFPGA0_XC_HSSIParameter2; in rtl8192_InitBBRFRegDef()
618 priv->PHYRegDef[RF90_PATH_D].rfHSSIPara2 = rFPGA0_XD_HSSIParameter2; in rtl8192_InitBBRFRegDef()
|
| H A D | r8190_rtl8256.c | 152 …rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 0 to 4 bits for Z-se… in phy_rf8256_config_para_file()
153 …rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for Z-seri… in phy_rf8256_config_para_file()
|
| /OK3568_Linux_fs/kernel/drivers/staging/rtl8188eu/include/ |
| H A D | hal8188e_phy_cfg.h | 102 u32 rfHSSIPara2; /* wire parameter control2 : */ member
|
| /OK3568_Linux_fs/kernel/drivers/staging/rtl8723bs/include/ |
| H A D | hal_com_phycfg.h | 61 u32 rfHSSIPara2; /* wire parameter control2 : */ member
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8189es/include/ |
| H A D | hal_com_phycfg.h | 75 u32 rfHSSIPara2; // wire parameter control2 : member
|