Home
last modified time | relevance | path

Searched refs:pixel_rep (Results 1 – 3 of 3) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/vc4/
H A Dvc4_crtc.c319 u32 pixel_rep = (mode->flags & DRM_MODE_FLAG_DBLCLK) ? 2 : 1; in vc4_crtc_config_pv() local
337 VC4_SET_FIELD((mode->htotal - mode->hsync_end) * pixel_rep / ppc, in vc4_crtc_config_pv()
339 VC4_SET_FIELD((mode->hsync_end - mode->hsync_start) * pixel_rep / ppc, in vc4_crtc_config_pv()
343 VC4_SET_FIELD((mode->hsync_start - mode->hdisplay) * pixel_rep / ppc, in vc4_crtc_config_pv()
345 VC4_SET_FIELD(mode->hdisplay * pixel_rep / ppc, in vc4_crtc_config_pv()
382 VC4_SET_FIELD(mode->htotal * pixel_rep / (2 * ppc), in vc4_crtc_config_pv()
392 CRTC_WRITE(PV_HACT_ACT, mode->hdisplay * pixel_rep); in vc4_crtc_config_pv()
402 VC4_SET_FIELD(pixel_rep - 1, PV_CONTROL_PIXEL_REP) | in vc4_crtc_config_pv()
H A Dvc4_hdmi.c518 u32 pixel_rep = (mode->flags & DRM_MODE_FLAG_DBLCLK) ? 2 : 1; in vc4_hdmi_set_timings() local
536 VC4_SET_FIELD(mode->hdisplay * pixel_rep, in vc4_hdmi_set_timings()
541 mode->hsync_end) * pixel_rep, in vc4_hdmi_set_timings()
544 mode->hsync_start) * pixel_rep, in vc4_hdmi_set_timings()
547 mode->hdisplay) * pixel_rep, in vc4_hdmi_set_timings()
562 u32 pixel_rep = (mode->flags & DRM_MODE_FLAG_DBLCLK) ? 2 : 1; in vc5_hdmi_set_timings() local
568 u32 vertb = (VC4_SET_FIELD(mode->htotal >> (2 - pixel_rep), in vc5_hdmi_set_timings()
581 VC4_SET_FIELD(mode->hdisplay * pixel_rep, in vc5_hdmi_set_timings()
584 mode->hdisplay) * pixel_rep, in vc5_hdmi_set_timings()
589 mode->hsync_end) * pixel_rep, in vc5_hdmi_set_timings()
[all …]
/OK3568_Linux_fs/kernel/drivers/video/fbdev/aty/
H A Dmach64_gx.c87 u8 pixel_rep; in aty_set_dac_514() member
117 aty_st_514(0x0a, tab[i].pixel_rep, par); /* Pixel Format */ in aty_set_dac_514()