Home
last modified time | relevance | path

Searched refs:delay_val (Results 1 – 4 of 4) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/net/ethernet/stmicro/stmmac/
H A Ddwmac-mediatek.c175 u32 delay_val = 0, fine_val = 0; in mt2712_set_delay() local
181 delay_val |= FIELD_PREP(ETH_DLY_TXC_ENABLE, !!mac_delay->tx_delay); in mt2712_set_delay()
182 delay_val |= FIELD_PREP(ETH_DLY_TXC_STAGES, mac_delay->tx_delay); in mt2712_set_delay()
183 delay_val |= FIELD_PREP(ETH_DLY_TXC_INV, mac_delay->tx_inv); in mt2712_set_delay()
185 delay_val |= FIELD_PREP(ETH_DLY_RXC_ENABLE, !!mac_delay->rx_delay); in mt2712_set_delay()
186 delay_val |= FIELD_PREP(ETH_DLY_RXC_STAGES, mac_delay->rx_delay); in mt2712_set_delay()
187 delay_val |= FIELD_PREP(ETH_DLY_RXC_INV, mac_delay->rx_inv); in mt2712_set_delay()
196 delay_val |= FIELD_PREP(ETH_DLY_TXC_ENABLE, !!mac_delay->rx_delay); in mt2712_set_delay()
197 delay_val |= FIELD_PREP(ETH_DLY_TXC_STAGES, mac_delay->rx_delay); in mt2712_set_delay()
198 delay_val |= FIELD_PREP(ETH_DLY_TXC_INV, mac_delay->rx_inv); in mt2712_set_delay()
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/exynos/
H A Dexynos_mipi_dsi_common.c101 unsigned long delay_val, delay; in exynos_mipi_dsi_wr_data() local
110 delay_val = MHZ / dsim->dsim_config->esc_clk; in exynos_mipi_dsi_wr_data()
111 delay = 10 * delay_val; in exynos_mipi_dsi_wr_data()
/OK3568_Linux_fs/external/rkwifibt/drivers/bcmdhd/
H A Dhndpmu.c8177 si_pmu_waitforclk_on_backplane(si_t *sih, osl_t *osh, uint32 clk, uint32 delay_val) in si_pmu_waitforclk_on_backplane() argument
8193 if (delay_val) in si_pmu_waitforclk_on_backplane()
8194 SPINWAIT(((R_REG(osh, &pmu->pmustatus) & clk) != clk), delay_val); in si_pmu_waitforclk_on_backplane()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd/
H A Dhndpmu.c8177 si_pmu_waitforclk_on_backplane(si_t *sih, osl_t *osh, uint32 clk, uint32 delay_val) in si_pmu_waitforclk_on_backplane() argument
8193 if (delay_val) in si_pmu_waitforclk_on_backplane()
8194 SPINWAIT(((R_REG(osh, &pmu->pmustatus) & clk) != clk), delay_val); in si_pmu_waitforclk_on_backplane()