Home
last modified time | relevance | path

Searched refs:clk_debug (Results 1 – 3 of 3) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-imx/mx7ulp/
H A Dpcc.c95 clk_debug("pcc_clock_enable: clk %d, reg 0x%x, val 0x%x, enable %d\n", in pcc_clock_enable()
108 clk_debug("pcc_clock_enable: val 0x%x\n", val); in pcc_clock_enable()
144 clk_debug("pcc_clock_sel: clk %d, reg 0x%x, val 0x%x, clksrc_type %d\n", in pcc_clock_sel()
158 clk_debug("pcc_clock_sel: val 0x%x\n", val); in pcc_clock_sel()
233 clk_debug("pcc_clock_get_clksrc: clk %d, reg 0x%x, val 0x%x, type %d\n", in pcc_clock_get_clksrc()
251 clk_debug("pcc_clock_get_clksrc: parent scg clk %d\n", *src); in pcc_clock_get_clksrc()
268 clk_debug("pcc_clock_get_rate: parent rate %u\n", rate); in pcc_clock_get_rate()
284 clk_debug("pcc_clock_get_rate: rate %u\n", rate); in pcc_clock_get_rate()
H A Dscg.c207 clk_debug("scg_apll_pfd_get_rate reg 0x%x\n", reg); in scg_apll_pfd_get_rate()
214 clk_debug("scg_apll_pfd_get_rate rate %u\n", rate); in scg_apll_pfd_get_rate()
257 clk_debug("scg_spll_pfd_get_rate reg 0x%x\n", reg); in scg_spll_pfd_get_rate()
264 clk_debug("scg_spll_pfd_get_rate rate %u\n", rate); in scg_spll_pfd_get_rate()
304 clk_debug("scg_spll_get_rate reg 0x%x\n", reg); in scg_spll_get_rate()
318 clk_debug("scg_spll_get_rate SPLL %u\n", rate); in scg_spll_get_rate()
326 clk_debug("scg_spll_get_rate PFD %u\n", rate); in scg_spll_get_rate()
364 clk_debug("scg_nic_get_rate niccsr 0x%x\n", reg); in scg_nic_get_rate()
371 clk_debug("scg_nic_get_rate parent rate %u\n", rate); in scg_nic_get_rate()
377 clk_debug("scg_nic_get_rate NIC0 rate %u\n", rate); in scg_nic_get_rate()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-mx7ulp/
H A Dscg.h13 #define clk_debug(fmt, args...) printf(fmt, ##args) macro
15 #define clk_debug(fmt, args...) macro