| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd/ |
| H A D | dhd_pcie.h | 104 #define IDMA_CAPABLE(bus) (((bus)->sih->buscorerev == 19) || ((bus)->sih->buscorerev >= 23)) 183 #define PCIE_PWR_REQ_RELOAD_WAR_ENAB(buscorerev) \ argument 184 ((buscorerev == 66) || (buscorerev == 67) || (buscorerev == 68) || \ 185 (buscorerev == 70) || (buscorerev == 72)) 187 #define PCIE_FASTLPO_ENABLED(buscorerev) \ argument 188 ((buscorerev == 66) || (buscorerev == 67) || (buscorerev == 68) || \ 189 (buscorerev == 70) || (buscorerev == 72)) 196 #define PCIE_ENUM_RESET_WAR_ENAB(buscorerev) \ argument 197 ((buscorerev == 66) || (buscorerev == 67)) 1002 if (bus->sih && bus->sih->buscorerev <= 64) { in dhd_pcie_config_read() [all …]
|
| H A D | dhd_pcie.c | 714 uint dar_addr = DAR_PCIH2D_DB0_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 719 dar_addr = DAR_PCIH2D_DB1_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 722 dar_addr = DAR_PCIH2D_DB2_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 732 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB2_0(bus->sih->buscorerev) : PCIH2D_MailBox_2); in dhd_bus_db0_addr_2_get() 738 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB0_1(bus->sih->buscorerev) : PCIH2D_DB1); in dhd_bus_db1_addr_get() 744 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB3_1(bus->sih->buscorerev) : PCIH2D_DB1_3); in dhd_bus_db1_addr_3_get() 909 if (!(PCIE_PWR_REQ_RELOAD_WAR_ENAB(bus->sih->buscorerev))) { in dhd_bus_pcie_pwr_req_reload_war() 934 if (!(PCIE_PWR_REQ_RELOAD_WAR_ENAB(bus->sih->buscorerev))) { in dhd_bus_pcie_pwr_req_clear_reload_war() 959 __FUNCTION__, bus->sih->buscorerev, si_chipid(bus->sih))); in dhdpcie_chip_support_msi() 960 if (bus->sih->buscorerev <= 14 || in dhdpcie_chip_support_msi() [all …]
|
| H A D | pcie_core.c | 132 if (sih->buscorerev <= 13) { in pcie_watchdog_reset()
|
| /OK3568_Linux_fs/external/rkwifibt/drivers/bcmdhd/ |
| H A D | dhd_pcie.h | 104 #define IDMA_CAPABLE(bus) (((bus)->sih->buscorerev == 19) || ((bus)->sih->buscorerev >= 23)) 183 #define PCIE_PWR_REQ_RELOAD_WAR_ENAB(buscorerev) \ argument 184 ((buscorerev == 66) || (buscorerev == 67) || (buscorerev == 68) || \ 185 (buscorerev == 70) || (buscorerev == 72)) 187 #define PCIE_FASTLPO_ENABLED(buscorerev) \ argument 188 ((buscorerev == 66) || (buscorerev == 67) || (buscorerev == 68) || \ 189 (buscorerev == 70) || (buscorerev == 72)) 196 #define PCIE_ENUM_RESET_WAR_ENAB(buscorerev) \ argument 197 ((buscorerev == 66) || (buscorerev == 67)) 1002 if (bus->sih && bus->sih->buscorerev <= 64) { in dhd_pcie_config_read() [all …]
|
| H A D | dhd_pcie.c | 714 uint dar_addr = DAR_PCIH2D_DB0_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 719 dar_addr = DAR_PCIH2D_DB1_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 722 dar_addr = DAR_PCIH2D_DB2_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 732 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB2_0(bus->sih->buscorerev) : PCIH2D_MailBox_2); in dhd_bus_db0_addr_2_get() 738 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB0_1(bus->sih->buscorerev) : PCIH2D_DB1); in dhd_bus_db1_addr_get() 744 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB3_1(bus->sih->buscorerev) : PCIH2D_DB1_3); in dhd_bus_db1_addr_3_get() 909 if (!(PCIE_PWR_REQ_RELOAD_WAR_ENAB(bus->sih->buscorerev))) { in dhd_bus_pcie_pwr_req_reload_war() 934 if (!(PCIE_PWR_REQ_RELOAD_WAR_ENAB(bus->sih->buscorerev))) { in dhd_bus_pcie_pwr_req_clear_reload_war() 959 __FUNCTION__, bus->sih->buscorerev, si_chipid(bus->sih))); in dhdpcie_chip_support_msi() 960 if (bus->sih->buscorerev <= 14 || in dhdpcie_chip_support_msi() [all …]
|
| H A D | pcie_core.c | 132 if (sih->buscorerev <= 13) { in pcie_watchdog_reset()
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/infineon/bcmdhd/ |
| H A D | dhd_pcie.h | 124 #define IDMA_CAPABLE(bus) (((bus)->sih->buscorerev == 19) || ((bus)->sih->buscorerev >= 23)) 181 #define PCIE_RELOAD_WAR_ENAB(buscorerev) \ argument 182 ((buscorerev == 66) || (buscorerev == 67) || (buscorerev == 68) || (buscorerev == 70)) 189 #define PCIE_ENUM_RESET_WAR_ENAB(buscorerev) \ argument 190 ((buscorerev == 66) || (buscorerev == 67))
|
| H A D | dhd_pcie.c | 507 uint dar_addr = DAR_PCIH2D_DB0_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 515 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB2_0(bus->sih->buscorerev) : PCIH2D_MailBox_2); in dhd_bus_db0_addr_2_get() 521 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB0_1(bus->sih->buscorerev) : PCIH2D_DB1); in dhd_bus_db1_addr_get() 527 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB1_1(bus->sih->buscorerev) : PCIH2D_DB1_1); in dhd_bus_db1_addr_1_get() 538 DAR_PCIE_PWR_CTRL((bus->sih)->buscorerev), in dhd_bus_pcie_pwr_req_wl_domain() 543 DAR_PCIE_PWR_CTRL((bus->sih)->buscorerev), in dhd_bus_pcie_pwr_req_wl_domain() 680 __FUNCTION__, bus->sih->buscorerev, si_chipid(bus->sih))); in dhdpcie_chip_support_msi() 681 if (bus->sih->buscorerev <= 14 || in dhdpcie_chip_support_msi() 1009 if ((bus->sih->buscorerev == 6) || (bus->sih->buscorerev == 4) || in dhdpcie_bus_intstatus() 1010 (bus->sih->buscorerev == 2)) { in dhdpcie_bus_intstatus() [all …]
|
| H A D | pcie_core.c | 132 if (sih->buscorerev <= 13) { in pcie_watchdog_reset()
|
| H A D | siutils.c | 441 sii->pub.buscorerev = (uint)NOREV; in si_buscore_setup() 486 sii->pub.buscorerev = crev; in si_buscore_setup() 495 sii->pub.buscorerev = crev; in si_buscore_setup() 513 sii->pub.buscorerev = pcierev; in si_buscore_setup() 522 sii->pub.buscorerev = pcirev; in si_buscore_setup() 529 sii->pub.buscorerev = pcierev; in si_buscore_setup() 535 sii->pub.buscorerev)); in si_buscore_setup() 3498 if (PCIECOREREV(sih->buscorerev) >= 23) in si_pcie_disable_oobselltr()
|
| H A D | siutils_priv.h | 203 #define SI_FAST(si) (PCIE(si) || (PCI(si) && ((si)->pub.buscorerev >= 13)))
|
| /OK3568_Linux_fs/external/rkwifibt/drivers/infineon/ |
| H A D | dhd_pcie.h | 124 #define IDMA_CAPABLE(bus) (((bus)->sih->buscorerev == 19) || ((bus)->sih->buscorerev >= 23)) 181 #define PCIE_RELOAD_WAR_ENAB(buscorerev) \ argument 182 ((buscorerev == 66) || (buscorerev == 67) || (buscorerev == 68) || (buscorerev == 70)) 189 #define PCIE_ENUM_RESET_WAR_ENAB(buscorerev) \ argument 190 ((buscorerev == 66) || (buscorerev == 67))
|
| H A D | dhd_pcie.c | 507 uint dar_addr = DAR_PCIH2D_DB0_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 515 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB2_0(bus->sih->buscorerev) : PCIH2D_MailBox_2); in dhd_bus_db0_addr_2_get() 521 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB0_1(bus->sih->buscorerev) : PCIH2D_DB1); in dhd_bus_db1_addr_get() 527 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB1_1(bus->sih->buscorerev) : PCIH2D_DB1_1); in dhd_bus_db1_addr_1_get() 538 DAR_PCIE_PWR_CTRL((bus->sih)->buscorerev), in dhd_bus_pcie_pwr_req_wl_domain() 543 DAR_PCIE_PWR_CTRL((bus->sih)->buscorerev), in dhd_bus_pcie_pwr_req_wl_domain() 680 __FUNCTION__, bus->sih->buscorerev, si_chipid(bus->sih))); in dhdpcie_chip_support_msi() 681 if (bus->sih->buscorerev <= 14 || in dhdpcie_chip_support_msi() 1016 if ((bus->sih->buscorerev == 6) || (bus->sih->buscorerev == 4) || in dhdpcie_bus_intstatus() 1017 (bus->sih->buscorerev == 2)) { in dhdpcie_bus_intstatus() [all …]
|
| H A D | pcie_core.c | 132 if (sih->buscorerev <= 13) { in pcie_watchdog_reset()
|
| H A D | siutils.c | 440 sii->pub.buscorerev = (uint)NOREV; in si_buscore_setup() 485 sii->pub.buscorerev = crev; in si_buscore_setup() 494 sii->pub.buscorerev = crev; in si_buscore_setup() 512 sii->pub.buscorerev = pcierev; in si_buscore_setup() 521 sii->pub.buscorerev = pcirev; in si_buscore_setup() 528 sii->pub.buscorerev = pcierev; in si_buscore_setup() 534 sii->pub.buscorerev)); in si_buscore_setup() 3497 if (PCIECOREREV(sih->buscorerev) >= 23) in si_pcie_disable_oobselltr()
|
| H A D | siutils_priv.h | 203 #define SI_FAST(si) (PCIE(si) || (PCI(si) && ((si)->pub.buscorerev >= 13)))
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/cywdhd/bcmdhd/ |
| H A D | dhd_pcie.h | 124 #define IDMA_CAPABLE(bus) (((bus)->sih->buscorerev == 19) || ((bus)->sih->buscorerev >= 23)) 181 #define PCIE_RELOAD_WAR_ENAB(buscorerev) \ argument 182 ((buscorerev == 66) || (buscorerev == 67) || (buscorerev == 68) || (buscorerev == 70)) 189 #define PCIE_ENUM_RESET_WAR_ENAB(buscorerev) \ argument 190 ((buscorerev == 66) || (buscorerev == 67))
|
| H A D | dhd_pcie.c | 507 uint dar_addr = DAR_PCIH2D_DB0_0(bus->sih->buscorerev); in dhd_bus_db0_addr_get() 515 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB2_0(bus->sih->buscorerev) : PCIH2D_MailBox_2); in dhd_bus_db0_addr_2_get() 521 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB0_1(bus->sih->buscorerev) : PCIH2D_DB1); in dhd_bus_db1_addr_get() 527 return ((DAR_ACTIVE(bus->dhd)) ? DAR_PCIH2D_DB1_1(bus->sih->buscorerev) : PCIH2D_DB1_1); in dhd_bus_db1_addr_1_get() 538 DAR_PCIE_PWR_CTRL((bus->sih)->buscorerev), in dhd_bus_pcie_pwr_req_wl_domain() 543 DAR_PCIE_PWR_CTRL((bus->sih)->buscorerev), in dhd_bus_pcie_pwr_req_wl_domain() 680 __FUNCTION__, bus->sih->buscorerev, si_chipid(bus->sih))); in dhdpcie_chip_support_msi() 681 if (bus->sih->buscorerev <= 14 || in dhdpcie_chip_support_msi() 1009 if ((bus->sih->buscorerev == 6) || (bus->sih->buscorerev == 4) || in dhdpcie_bus_intstatus() 1010 (bus->sih->buscorerev == 2)) { in dhdpcie_bus_intstatus() [all …]
|
| H A D | pcie_core.c | 132 if (sih->buscorerev <= 13) { in pcie_watchdog_reset()
|
| H A D | siutils.c | 441 sii->pub.buscorerev = (uint)NOREV; in si_buscore_setup() 486 sii->pub.buscorerev = crev; in si_buscore_setup() 495 sii->pub.buscorerev = crev; in si_buscore_setup() 513 sii->pub.buscorerev = pcierev; in si_buscore_setup() 522 sii->pub.buscorerev = pcirev; in si_buscore_setup() 529 sii->pub.buscorerev = pcierev; in si_buscore_setup() 535 sii->pub.buscorerev)); in si_buscore_setup() 3498 if (PCIECOREREV(sih->buscorerev) >= 23) in si_pcie_disable_oobselltr()
|
| H A D | siutils_priv.h | 203 #define SI_FAST(si) (PCIE(si) || (PCI(si) && ((si)->pub.buscorerev >= 13)))
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_indep_power/ |
| H A D | dhd_pcie.c | 518 if ((bus->sih->buscorerev == 6) || (bus->sih->buscorerev == 4) || in dhdpcie_bus_intstatus() 519 (bus->sih->buscorerev == 2)) { in dhdpcie_bus_intstatus() 1067 if ((bus->sih->buscorerev == 2) || (bus->sih->buscorerev == 6) || in dhdpcie_bus_intr_enable() 1068 (bus->sih->buscorerev == 4)) { in dhdpcie_bus_intr_enable() 1088 if ((bus->sih->buscorerev == 2) || (bus->sih->buscorerev == 6) || in dhdpcie_bus_intr_disable() 1089 (bus->sih->buscorerev == 4)) { in dhdpcie_bus_intr_disable() 1276 if (bus->sih->buscorerev == 13) in dhdpcie_bus_release_dongle() 4383 if (bus->sih->buscorerev < 19) { in dhdpcie_bus_doiovar() 4396 if ((bus->sih->buscorerev == 19) && in dhdpcie_bus_doiovar() 4410 if (bus->sih->buscorerev < 19) { in dhdpcie_bus_doiovar() [all …]
|
| H A D | pcie_core.c | 82 if (sih->buscorerev <= 13) { in pcie_watchdog_reset()
|
| H A D | siutils.c | 371 sii->pub.buscorerev = (uint)NOREV; in si_buscore_setup() 421 sii->pub.buscorerev = crev; in si_buscore_setup() 430 sii->pub.buscorerev = crev; in si_buscore_setup() 449 sii->pub.buscorerev = pcierev; in si_buscore_setup() 458 sii->pub.buscorerev = pcirev; in si_buscore_setup() 465 sii->pub.buscorerev = pcierev; in si_buscore_setup() 471 sii->pub.buscorerev)); in si_buscore_setup()
|
| H A D | siutils_priv.h | 187 #define SI_FAST(si) (PCIE(si) || (PCI(si) && ((si)->pub.buscorerev >= 13)))
|