Searched refs:REG_TRAINING_DEBUG_3_MASK (Results 1 – 5 of 5) sorted by relevance
344 reg &= ~(REG_TRAINING_DEBUG_3_MASK); in ddr3_init()346 reg &= ~(REG_TRAINING_DEBUG_3_MASK << REG_TRAINING_DEBUG_3_OFFS); in ddr3_init()348 reg &= ~(REG_TRAINING_DEBUG_3_MASK << (3 * REG_TRAINING_DEBUG_3_OFFS)); in ddr3_init()350 reg &= ~(REG_TRAINING_DEBUG_3_MASK << (4 * REG_TRAINING_DEBUG_3_OFFS)); in ddr3_init()352 reg &= ~(REG_TRAINING_DEBUG_3_MASK << (5 * REG_TRAINING_DEBUG_3_OFFS)); in ddr3_init()
221 #define REG_TRAINING_DEBUG_3_MASK 0x7 macro
514 reg &= ~(REG_TRAINING_DEBUG_3_MASK); in ddr3_init_main()516 reg &= ~(REG_TRAINING_DEBUG_3_MASK << REG_TRAINING_DEBUG_3_OFFS); in ddr3_init_main()518 reg &= ~(REG_TRAINING_DEBUG_3_MASK << (3 * REG_TRAINING_DEBUG_3_OFFS)); in ddr3_init_main()520 reg &= ~(REG_TRAINING_DEBUG_3_MASK << (4 * REG_TRAINING_DEBUG_3_OFFS)); in ddr3_init_main()522 reg &= ~(REG_TRAINING_DEBUG_3_MASK << (5 * REG_TRAINING_DEBUG_3_OFFS)); in ddr3_init_main()
249 #define REG_TRAINING_DEBUG_3_MASK 0x7 macro
664 add &= REG_TRAINING_DEBUG_3_MASK; in ddr3_read_leveling_single_cs_rl_mode()720 add &= REG_TRAINING_DEBUG_3_MASK; in ddr3_read_leveling_single_cs_rl_mode()