Home
last modified time | relevance | path

Searched refs:PORT_LINK_MODE_4_LANES (Results 1 – 5 of 5) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/
H A Dspl_pcie_ep_boot.c62 #define PORT_LINK_MODE_4_LANES (0x7 << 16) macro
267 val |= PORT_LINK_MODE_4_LANES; in pcie_link_set_lanes()
/OK3568_Linux_fs/kernel/drivers/pci/controller/dwc/
H A Dpcie-designware.h52 #define PORT_LINK_MODE_4_LANES PORT_LINK_MODE(0x7) macro
H A Dpcie-designware.c627 val |= PORT_LINK_MODE_4_LANES; in dw_pcie_setup()
H A Dpcie-dw-ep-rockchip.c490 val |= PORT_LINK_MODE_4_LANES; in rockchip_pcie_resize_bar()
H A Dpcie-dw-rockchip.c987 val |= PORT_LINK_MODE_4_LANES; in rk_pcie_ep_setup()