Home
last modified time | relevance | path

Searched refs:MPLL_CON0_VAL (Results 1 – 4 of 4) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-exynos/
H A Dclock_init_exynos4.c87 writel(MPLL_CON0_VAL, &clk->mpll_con0); in system_clock_init()
H A Dexynos4_setup.h361 #define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV) macro
/OK3568_Linux_fs/u-boot/board/samsung/trats/
H A Dtrats.c345 writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0); in board_clock_init()
H A Dsetup.h250 #define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV) macro