Home
last modified time | relevance | path

Searched refs:MLX5_CAP_ETH (Results 1 – 13 of 13) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/net/ethernet/mellanox/mlx5/core/accel/
H A Dipsec_offload.h26 MLX5_CAP_ETH(mdev, insert_trailer); in mlx5_is_ipsec_device()
/OK3568_Linux_fs/kernel/drivers/net/ethernet/mellanox/mlx5/core/lib/
H A Dvxlan.h42 return MLX5_CAP_ETH(mdev, max_vxlan_udp_ports) ?: 4; in mlx5_vxlan_max_udp_ports()
H A Dvxlan.c152 if (!MLX5_CAP_ETH(mdev, tunnel_stateless_vxlan) || !mlx5_core_is_pf(mdev)) in mlx5_vxlan_create()
/OK3568_Linux_fs/kernel/drivers/net/ethernet/mellanox/mlx5/core/en_accel/
H A Dipsec.c533 !MLX5_CAP_ETH(mdev, swp)) { in mlx5e_ipsec_build_netdev()
543 if (!MLX5_CAP_ETH(mdev, swp_csum)) { in mlx5e_ipsec_build_netdev()
552 !MLX5_CAP_ETH(mdev, swp_lso)) { in mlx5e_ipsec_build_netdev()
/OK3568_Linux_fs/kernel/drivers/net/ethernet/mellanox/mlx5/core/
H A Den_main.c72 MLX5_CAP_ETH(mdev, reg_umr_sq); in mlx5e_check_fragmented_striding_rq_cap()
883 if (MLX5_CAP_ETH(c->mdev, cqe_checksum_full)) in mlx5e_open_rq()
1182 if (!MLX5_CAP_ETH(mdev, wqe_vlan_insert)) in mlx5e_alloc_txqsq()
1254 if (MLX5_CAP_ETH(mdev, wqe_inline_mode) == MLX5_CAP_INLINE_MODE_VPORT_CONTEXT) in mlx5e_create_sq()
2312 MLX5_SET(sqc, sqc, reg_umr, MLX5_CAP_ETH(priv->mdev, reg_umr_sq)); in mlx5e_build_icosq_param()
4355 return MLX5_CAP_ETH(mdev, tunnel_stateless_mpls_over_gre); in mlx5e_gre_tunnel_inner_proto_offload_supported()
4704 !MLX5_CAP_ETH(mdev, csum_cap) || in mlx5e_check_required_hca_cap()
4705 !MLX5_CAP_ETH(mdev, max_lso_cap) || in mlx5e_check_required_hca_cap()
4706 !MLX5_CAP_ETH(mdev, vlan_cap) || in mlx5e_check_required_hca_cap()
4707 !MLX5_CAP_ETH(mdev, rss_ind_tbl_cap) || in mlx5e_check_required_hca_cap()
[all …]
H A Den.h979 return MLX5_CAP_ETH(mdev, swp) && in mlx5_tx_swp_supported()
980 MLX5_CAP_ETH(mdev, swp_csum) && MLX5_CAP_ETH(mdev, swp_lso); in mlx5_tx_swp_supported()
H A Den_fs.c780 return MLX5_CAP_ETH(mdev, tunnel_stateless_gre); in mlx5e_tunnel_proto_supported()
783 return MLX5_CAP_ETH(mdev, tunnel_stateless_ip_over_ip); in mlx5e_tunnel_proto_supported()
H A Dvport.c109 switch (MLX5_CAP_ETH(mdev, wqe_inline_mode)) { in mlx5_query_min_inline()
H A Deswitch_offloads.c1608 switch (MLX5_CAP_ETH(dev, wqe_inline_mode)) { in mlx5_eswitch_inline_mode_get()
2561 switch (MLX5_CAP_ETH(dev, wqe_inline_mode)) { in mlx5_devlink_eswitch_inline_mode_set()
H A Den_ethtool.c1954 if (enable && !MLX5_CAP_ETH(mdev, enhanced_multi_pkt_send_wqe)) in set_pflag_tx_mpwqe_common()
/OK3568_Linux_fs/kernel/drivers/infiniband/hw/mlx5/
H A Dmain.c859 if (MLX5_CAP_ETH(mdev, csum_cap)) { in mlx5_ib_query_device()
865 if (MLX5_CAP_ETH(dev->mdev, vlan_cap)) in mlx5_ib_query_device()
870 max_tso = MLX5_CAP_ETH(mdev, max_lso_cap); in mlx5_ib_query_device()
920 MLX5_CAP_ETH(dev->mdev, scatter_fcs) && in mlx5_ib_query_device()
1080 if (MLX5_CAP_ETH(mdev, multi_pkt_send_wqe)) in mlx5_ib_query_device()
1084 if (MLX5_CAP_ETH(mdev, enhanced_multi_pkt_send_wqe)) in mlx5_ib_query_device()
1110 if (MLX5_CAP_ETH(mdev, swp)) { in mlx5_ib_query_device()
1114 if (MLX5_CAP_ETH(mdev, swp_csum)) in mlx5_ib_query_device()
1118 if (MLX5_CAP_ETH(mdev, swp_lso)) in mlx5_ib_query_device()
1153 if (MLX5_CAP_ETH(mdev, tunnel_stateless_vxlan)) in mlx5_ib_query_device()
[all …]
H A Dqp.c1233 if (MLX5_CAP_ETH(dev->mdev, multi_pkt_send_wqe)) in create_raw_packet_qp_sq()
1241 MLX5_CAP_ETH(dev->mdev, swp)) in create_raw_packet_qp_sq()
2585 cond = MLX5_CAP_ETH(mdev, tunnel_stateless_vxlan) || in process_vendor_flags()
2586 MLX5_CAP_ETH(mdev, tunnel_stateless_gre) || in process_vendor_flags()
2587 MLX5_CAP_ETH(mdev, tunnel_stateless_geneve_rx); in process_vendor_flags()
2687 MLX5_CAP_ETH(mdev, scatter_fcs); in process_create_flags()
2692 MLX5_CAP_ETH(mdev, vlan_cap); in process_create_flags()
4885 if (!(has_net_offloads && MLX5_CAP_ETH(dev->mdev, vlan_cap))) { in create_rq()
4894 if (!(has_net_offloads && MLX5_CAP_ETH(dev->mdev, scatter_fcs))) { in create_rq()
5251 MLX5_CAP_ETH(dev->mdev, vlan_cap))) { in mlx5_ib_modify_wq()
/OK3568_Linux_fs/kernel/include/linux/mlx5/
H A Ddevice.h1198 #define MLX5_CAP_ETH(mdev, cap) \ macro