Home
last modified time | relevance | path

Searched refs:INTER_REGS_BASE (Results 1 – 5 of 5) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_init.h125 writel(val, INTER_REGS_BASE + addr); in reg_write()
130 return readl(INTER_REGS_BASE + addr); in reg_read()
135 setbits_le32(INTER_REGS_BASE + addr, mask); in reg_bit_set()
140 clrbits_le32(INTER_REGS_BASE + addr, mask); in reg_bit_clr()
H A Dddr3_axp.h79 #define INTER_REGS_BASE SOC_REGS_PHY_BASE macro
H A Dddr3_dfs.c60 writel(val, INTER_REGS_BASE + addr); in dfs_reg_write()
65 writel(val, INTER_REGS_BASE + addr); in dfs_reg_write()
/OK3568_Linux_fs/u-boot/drivers/ddr/marvell/a38x/
H A Dddr3_init.h375 writel(val, INTER_REGS_BASE + addr); in reg_write()
380 return readl(INTER_REGS_BASE + addr); in reg_read()
385 setbits_le32(INTER_REGS_BASE + addr, mask); in reg_bit_set()
390 clrbits_le32(INTER_REGS_BASE + addr, mask); in reg_bit_clr()
H A Dddr3_hws_hw_training_def.h50 #define INTER_REGS_BASE SOC_REGS_PHY_BASE macro