Searched refs:CLK_M_DIVISOR_SHIFT (Results 1 – 1 of 1) sorted by relevance
222 #define CLK_M_DIVISOR_SHIFT 2 macro3730 value = readl(clk_base + SPARE_REG0) >> CLK_M_DIVISOR_SHIFT; in tegra210_clock_init()