Home
last modified time | relevance | path

Searched refs:BIT31 (Results 1 – 25 of 214) sorted by relevance

123456789

/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8822be/hal/phydm/rtl8822b/
H A Dhalhwimg8822b_bb.c3747 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_Config_MP_8822B_AGC_TAB()
3748 if (v1 & BIT31) {/* positive condition*/ in ODM_Config_MP_8822B_AGC_TAB()
3805 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8822B_AGC_TAB()
3806 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8822B_AGC_TAB()
5160 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_Config_MP_8822B_PHY_REG()
5161 if (v1 & BIT31) {/* positive condition*/ in ODM_Config_MP_8822B_PHY_REG()
5216 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8822B_PHY_REG()
5217 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8822B_PHY_REG()
H A Dhalhwimg8822b_mac.c274 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8822B_MAC_REG()
275 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8822B_MAC_REG()
H A Dphydm_hal_api8822b.c470 ODM_SetBBReg(pDM_Odm, 0xc20, BIT31, 0x0); in phydm_rxdfirpar_by_bw_8822b()
471 ODM_SetBBReg(pDM_Odm, 0xe20, BIT31, 0x0); in phydm_rxdfirpar_by_bw_8822b()
476 ODM_SetBBReg(pDM_Odm, 0xc20, BIT31, 0x0); in phydm_rxdfirpar_by_bw_8822b()
477 ODM_SetBBReg(pDM_Odm, 0xe20, BIT31, 0x0); in phydm_rxdfirpar_by_bw_8822b()
482 ODM_SetBBReg(pDM_Odm, 0xc20, BIT31, 0x1); in phydm_rxdfirpar_by_bw_8822b()
483 ODM_SetBBReg(pDM_Odm, 0xe20, BIT31, 0x1); in phydm_rxdfirpar_by_bw_8822b()
1189 ODM_SetBBReg(pDM_Odm, 0x8c8, BIT31, 0x1); in config_phydm_switch_bandwidth_8822b()
1211 ODM_SetBBReg(pDM_Odm, 0x8c8, BIT31, 0x1); in config_phydm_switch_bandwidth_8822b()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8189es/hal/phydm/rtl8188e/
H A Dhalhwimg8188e_bb.c1075 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8188E_AGC_TAB()
1076 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8188E_AGC_TAB()
1669 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8188E_PHY_REG()
1670 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8188E_PHY_REG()
H A Dhalhwimg8188e_mac.c247 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8188E_MAC_REG()
248 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8188E_MAC_REG()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723bu/hal/phydm/rtl8723b/
H A Dhalhwimg8723b_bb.c276 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8723B_AGC_TAB()
277 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8723B_AGC_TAB()
538 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8723B_PHY_REG()
539 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8723B_PHY_REG()
H A Dhalhwimg8723b_mac.c248 if (v1 & (BIT31 | BIT30)) {/*positive & negative condition*/ in ODM_ReadAndConfig_MP_8723B_MAC_REG()
249 if (v1 & BIT31) {/* positive condition*/ in ODM_ReadAndConfig_MP_8723B_MAC_REG()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8822be/hal/phydm/
H A Dphydm_pathdiv.c81 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 0); in phydm_dtp_fix_tx_path()
115 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
135 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
145 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
180 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
197 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
213 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
H A Dphydm_adc_sampling.c67 bRoundUp = (BOOLEAN)((value32 & BIT31) >> 31); in phydm_la_get_tx_pkt_buf()
542 ODM_SetBBReg(pDM_Odm, 0x95C , BIT31, bTriggerEdge); /*0: posedge, 1: negedge*/ in phydm_la_mode_bb_setting()
556 ODM_SetBBReg(pDM_Odm, 0x9A0 , BIT31, bTriggerEdge); /*0: posedge, 1: negedge*/ in phydm_la_mode_bb_setting()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8189es/include/
H A Drtl8192e_spec.h234 #define IMR_TIMER2_8192E BIT31 // Timeout interrupt 2
290 #define BIT_USB_RXDMA_AGG_EN BIT31
H A Dhal_com_reg.h803 #define CAM_POLLINIG BIT31
822 #define IMR_BCNDMAINT6 BIT31 // Beacon DMA Interrupt 6
870 #define PHIMR_TIMEOUT2 BIT31
921 #define UHIMR_TIMEOUT2 BIT31
1069 #define RCR_APPFCS BIT31 // WMAC append FCS after pauload
/OK3568_Linux_fs/kernel/drivers/staging/rtl8192e/rtl8192e/
H A Dr8192E_hw.h132 #define RCR_ONLYERLPKT BIT31
177 #define CAM_CM_SecCAMPolling BIT31
196 #define CAM_POLLINIG BIT31
H A Drtl_cam.c20 ulcommand |= BIT31|BIT30; in rtl92e_cam_reset()
122 TargetCommand |= BIT31|BIT16; in rtl92e_set_key()
H A Drtl_dm.c356 (pra->upper_rssi_threshold_ratr & (~BIT31)) | in _rtl92e_dm_check_rate_adaptive()
357 ((bshort_gi_enabled) ? BIT31 : 0); in _rtl92e_dm_check_rate_adaptive()
360 (pra->middle_rssi_threshold_ratr & (~BIT31)) | in _rtl92e_dm_check_rate_adaptive()
361 ((bshort_gi_enabled) ? BIT31 : 0); in _rtl92e_dm_check_rate_adaptive()
365 (pra->low_rssi_threshold_ratr_40M & (~BIT31)) | in _rtl92e_dm_check_rate_adaptive()
366 ((bshort_gi_enabled) ? BIT31 : 0); in _rtl92e_dm_check_rate_adaptive()
369 (pra->low_rssi_threshold_ratr_20M & (~BIT31)) | in _rtl92e_dm_check_rate_adaptive()
370 ((bshort_gi_enabled) ? BIT31 : 0); in _rtl92e_dm_check_rate_adaptive()
373 (pra->ping_rssi_ratr & (~BIT31)) | in _rtl92e_dm_check_rate_adaptive()
374 ((bshort_gi_enabled) ? BIT31 : 0); in _rtl92e_dm_check_rate_adaptive()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723bu/include/
H A Drtl8192e_spec.h234 #define IMR_TIMER2_8192E BIT31 // Timeout interrupt 2
290 #define BIT_USB_RXDMA_AGG_EN BIT31
H A Dhal_com_reg.h803 #define CAM_POLLINIG BIT31
822 #define IMR_BCNDMAINT6 BIT31 // Beacon DMA Interrupt 6
870 #define PHIMR_TIMEOUT2 BIT31
921 #define UHIMR_TIMEOUT2 BIT31
1069 #define RCR_APPFCS BIT31 // WMAC append FCS after pauload
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8822be/include/
H A Drtl8192e_spec.h235 #define IMR_TIMER2_8192E BIT31 /* Timeout interrupt 2 */
291 #define BIT_USB_RXDMA_AGG_EN BIT31
H A Dhal_com_reg.h830 #define CAM_POLLINIG BIT31
849 #define IMR_BCNDMAINT6 BIT31 /* Beacon DMA Interrupt 6 */
897 #define PHIMR_TIMEOUT2 BIT31
948 #define UHIMR_TIMEOUT2 BIT31
1096 #define RCR_APPFCS BIT31 /* WMAC append FCS after pauload */
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852bs/phl/hci/
H A Dphl_trx_sdio.c527 overflow = (hci->tx_drop_cnt & BIT31) ? true : false; in phl_tx_sdio_thrd_hdl()
530 hci->tx_drop_cnt |= BIT31; in phl_tx_sdio_thrd_hdl()
539 hci->tx_drop_cnt & ~BIT31, in phl_tx_sdio_thrd_hdl()
540 (hci->tx_drop_cnt & BIT31) ? "(overflow)" : ""); in phl_tx_sdio_thrd_hdl()
660 phl_info->hci->tx_drop_cnt = (drop & BIT31) in _phl_tx_callback_sdio()
668 drop & ~BIT31, in _phl_tx_callback_sdio()
669 drop & BIT31 ? "(overflow)" : ""); in _phl_tx_callback_sdio()
1295 hci->tx_drop_cnt & ~BIT31, in phl_trx_deinit_sdio()
1296 hci->tx_drop_cnt & BIT31 ? "(overflow)" : ""); in phl_trx_deinit_sdio()
/OK3568_Linux_fs/kernel/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h62 #define BIT31 0x80000000 macro
/OK3568_Linux_fs/kernel/drivers/staging/rtl8723bs/include/
H A Dhal_com_reg.h754 #define CAM_POLLINIG BIT31
773 #define IMR_BCNDMAINT6 BIT31 /* Beacon DMA Interrupt 6 */
821 #define PHIMR_TIMEOUT2 BIT31
872 #define UHIMR_TIMEOUT2 BIT31
1020 #define RCR_APPFCS BIT31 /* WMAC append FCS after pauload */
H A Drtl8723b_spec.h203 #define IMR_TIMER2_8723B BIT31 /* Timeout interrupt 2 */
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723bu/hal/phydm/
H A Dphydm_pathdiv.c81 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 0); in phydm_dtp_fix_tx_path()
115 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
135 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
145 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
180 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
197 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
213 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
1510 u1Byte PathDiv_Trigger = (u1Byte) ODM_GetBBReg(pDM_Odm, PATHDIV_TRI,BIT31); in odm_PathDivChkAntSwitch()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8189es/hal/phydm/
H A Dphydm_pathdiv.c81 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 0); in phydm_dtp_fix_tx_path()
115 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
135 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
145 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 1); in phydm_dtp_fix_tx_path()
180 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
197 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
213 ODM_SetBBReg( pDM_Odm, 0x93c, BIT31|BIT30, 2); in phydm_dtp_fix_tx_path()
1512 u1Byte PathDiv_Trigger = (u1Byte) ODM_GetBBReg(pDM_Odm, PATHDIV_TRI,BIT31); in odm_PathDivChkAntSwitch()
/OK3568_Linux_fs/kernel/drivers/staging/rtl8723bs/hal/
H A Dodm_debug.h86 #define ODM_COMP_INIT BIT31

123456789