Home
last modified time | relevance | path

Searched hist:f64bd7c038468de7b6cfa47e88dd0f5ce6c38504 (Results 1 – 3 of 3) sorted by relevance

/rk3399_rockchip-uboot/board/freescale/bsc9132qds/
H A Dtlb.cf64bd7c038468de7b6cfa47e88dd0f5ce6c38504 Tue May 07 05:49:55 UTC 2013 Prabhakar Kushwaha <prabhakar@freescale.com> powerpc/mpc85xx:Fix "boot page TLB" entry size for NAND SPL

e500v2 processor does not support 8K page size TLB entries.

So create new TLB entry only during NAND SPL boot.

Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
/rk3399_rockchip-uboot/board/freescale/bsc9131rdb/
H A Dtlb.cf64bd7c038468de7b6cfa47e88dd0f5ce6c38504 Tue May 07 05:49:55 UTC 2013 Prabhakar Kushwaha <prabhakar@freescale.com> powerpc/mpc85xx:Fix "boot page TLB" entry size for NAND SPL

e500v2 processor does not support 8K page size TLB entries.

So create new TLB entry only during NAND SPL boot.

Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
/rk3399_rockchip-uboot/board/freescale/p1010rdb/
H A Dtlb.cf64bd7c038468de7b6cfa47e88dd0f5ce6c38504 Tue May 07 05:49:55 UTC 2013 Prabhakar Kushwaha <prabhakar@freescale.com> powerpc/mpc85xx:Fix "boot page TLB" entry size for NAND SPL

e500v2 processor does not support 8K page size TLB entries.

So create new TLB entry only during NAND SPL boot.

Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>