Home
last modified time | relevance | path

Searched hist:eb46e717871223129ed3a414912fa148c8c898db (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_px30.ceb46e717871223129ed3a414912fa148c8c898db Wed Aug 01 03:48:51 UTC 2018 Finley Xiao <finley.xiao@rock-chips.com> rockchip: clk: px30: restore bus and peri rate when change gpll rate

Change-Id: I208196e11e7c4fa5db26a02abdd41ecfa610d5bd
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>