Home
last modified time | relevance | path

Searched hist:eb41fee452a8e6286a7a3369ee0b2f552d44aa2c (Results 1 – 1 of 1) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/soc/t194/
H A Dplat_memctrl.ceb41fee452a8e6286a7a3369ee0b2f552d44aa2c Thu Mar 01 12:11:36 UTC 2018 Pritesh Raithatha <praithatha@nvidia.com> Tegra194: memctrl: program MC_TXN_OVERRIDE reg for PTCR, MPCORE and MIU

-PTCR is ISO client so setting it to FORCE_NON_COHERENT.
-MPCORER, MPCOREW and MIU0R/W to MIU7R/W clients itself will provide
ordering so no need to override from mc.
-MIU0R/W to MIU7R/W clients registers are not implemented in tegrasim
so skipping it for simulation.
-All the clients need to set CGID_TAG_ADR to maintain request ordering
within a 4K boundary.

Change-Id: Iaa3189a1f3e40fb4cef28be36bc4baeb5ac8f9ca
Signed-off-by: Pritesh Raithatha <praithatha@nvidia.com>