Home
last modified time | relevance | path

Searched hist:e9afde1a2e311df0197a8e9102ef535382aef228 (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/renesas/common/
H A Dbl2_secure_setting.ce9afde1a2e311df0197a8e9102ef535382aef228 Mon Jul 12 09:39:52 UTC 2021 Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> fix(rcar3): change RAM protection configurations

Change RAM protection control not to overwrite the images by DSMAC.

Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com>
Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com>
Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
Change-Id: I038dc2bf90e721692d392ea4de5441647aa62029
---
Marek: - Move axi DRAM out and merge AXI_SPTCR15 setting into it
- Set AXI_SPTCR1 from 0x0E000E0EU to 0x0E000000U to let
TEE pick TFA DT
/rk3399_ARM-atf/plat/renesas/rcar/
H A Dbl2_plat_setup.ce9afde1a2e311df0197a8e9102ef535382aef228 Mon Jul 12 09:39:52 UTC 2021 Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> fix(rcar3): change RAM protection configurations

Change RAM protection control not to overwrite the images by DSMAC.

Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com>
Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com>
Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
Change-Id: I038dc2bf90e721692d392ea4de5441647aa62029
---
Marek: - Move axi DRAM out and merge AXI_SPTCR15 setting into it
- Set AXI_SPTCR1 from 0x0E000E0EU to 0x0E000000U to let
TEE pick TFA DT