Searched hist:e80311a5f09967b2c33a772c26983abfbc821140 (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/arch/powerpc/cpu/mpc83xx/ |
| H A D | start.S | e80311a5f09967b2c33a772c26983abfbc821140 Tue Jan 17 07:33:47 UTC 2017 mario.six@gdsys.cc <mario.six@gdsys.cc> powerpc: mpc83xx: Minimize r1 modification
The r1 register is modified several times during the cache-ram setup of
the MPC83xx SoCs.
Since this SP modification confuses debuggers, we use a general purpose
register to compute the new stack pointer value, and only set the SP
once after all computations are done.
Signed-off-by: Mario Six <mario.six@gdsys.cc>
Reviewed-by: Joakim Tjernlund <Joakim.Tjernlund@infinera.com>
Reviewed-by: York Sun <york.sun@nxp.com>
|