Home
last modified time | relevance | path

Searched hist:e10842167b5529a45433ba9e33097dc853065aba (Results 1 – 6 of 6) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/common/aarch64/
H A Dtegra_helpers.Se10842167b5529a45433ba9e33097dc853065aba Thu Oct 29 05:07:28 UTC 2015 Varun Wadekar <vwadekar@nvidia.com> Tegra: init normal/crash console for platforms

The BL2 fills in the UART controller ID to be used as the normal as
well as the crash console on Tegra platforms. The controller ID to
UART controller base address mapping is handled by each Tegra SoC
the base addresses might change across Tegra chips.

This patch adds the handler to parse the platform params to get the
UART ID for the per-soc handlers.

Change-Id: I4d167b20a59aaf52a31e2a8edf94d8d6f89598fa
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t210/
H A Dplatform_t210.mke10842167b5529a45433ba9e33097dc853065aba Thu Oct 29 05:07:28 UTC 2015 Varun Wadekar <vwadekar@nvidia.com> Tegra: init normal/crash console for platforms

The BL2 fills in the UART controller ID to be used as the normal as
well as the crash console on Tegra platforms. The controller ID to
UART controller base address mapping is handled by each Tegra SoC
the base addresses might change across Tegra chips.

This patch adds the handler to parse the platform params to get the
UART ID for the per-soc handlers.

Change-Id: I4d167b20a59aaf52a31e2a8edf94d8d6f89598fa
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
H A Dplat_setup.ce10842167b5529a45433ba9e33097dc853065aba Thu Oct 29 05:07:28 UTC 2015 Varun Wadekar <vwadekar@nvidia.com> Tegra: init normal/crash console for platforms

The BL2 fills in the UART controller ID to be used as the normal as
well as the crash console on Tegra platforms. The controller ID to
UART controller base address mapping is handled by each Tegra SoC
the base addresses might change across Tegra chips.

This patch adds the handler to parse the platform params to get the
UART ID for the per-soc handlers.

Change-Id: I4d167b20a59aaf52a31e2a8edf94d8d6f89598fa
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/include/t210/
H A Dtegra_def.he10842167b5529a45433ba9e33097dc853065aba Thu Oct 29 05:07:28 UTC 2015 Varun Wadekar <vwadekar@nvidia.com> Tegra: init normal/crash console for platforms

The BL2 fills in the UART controller ID to be used as the normal as
well as the crash console on Tegra platforms. The controller ID to
UART controller base address mapping is handled by each Tegra SoC
the base addresses might change across Tegra chips.

This patch adds the handler to parse the platform params to get the
UART ID for the per-soc handlers.

Change-Id: I4d167b20a59aaf52a31e2a8edf94d8d6f89598fa
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/include/
H A Dtegra_private.he10842167b5529a45433ba9e33097dc853065aba Thu Oct 29 05:07:28 UTC 2015 Varun Wadekar <vwadekar@nvidia.com> Tegra: init normal/crash console for platforms

The BL2 fills in the UART controller ID to be used as the normal as
well as the crash console on Tegra platforms. The controller ID to
UART controller base address mapping is handled by each Tegra SoC
the base addresses might change across Tegra chips.

This patch adds the handler to parse the platform params to get the
UART ID for the per-soc handlers.

Change-Id: I4d167b20a59aaf52a31e2a8edf94d8d6f89598fa
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/common/
H A Dtegra_bl31_setup.ce10842167b5529a45433ba9e33097dc853065aba Thu Oct 29 05:07:28 UTC 2015 Varun Wadekar <vwadekar@nvidia.com> Tegra: init normal/crash console for platforms

The BL2 fills in the UART controller ID to be used as the normal as
well as the crash console on Tegra platforms. The controller ID to
UART controller base address mapping is handled by each Tegra SoC
the base addresses might change across Tegra chips.

This patch adds the handler to parse the platform params to get the
UART ID for the per-soc handlers.

Change-Id: I4d167b20a59aaf52a31e2a8edf94d8d6f89598fa
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>