Home
last modified time | relevance | path

Searched hist:a0cacc955a68a5340dac179b92b821b61da4b283 (Results 1 – 1 of 1) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/soc/t194/
H A Dplat_memctrl.ca0cacc955a68a5340dac179b92b821b61da4b283 Thu Jan 18 17:47:36 UTC 2018 Arto Merilainen <amerilainen@nvidia.com> Tegra194: memctrl: Disable PVARDC coalescer

Due to a hardware bug PVA may perform memory transactions which
cause coalescer faults. This change works around the issue by
disabling coalescer for PVA0RDC and PVA1RDC.

Change-Id: I27d1f6e7bc819fb303dae98079d9277fa346a1d3
Signed-off-by: Arto Merilainen <amerilainen@nvidia.com>