Searched hist:"9 ba18ff8efcc471635fb2768509fed025fa7db3c" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/arch/arm/include/asm/arch-mx6/ |
| H A D | crm_regs.h | 9ba18ff8efcc471635fb2768509fed025fa7db3c Wed Jan 06 03:06:31 UTC 2016 Peng Fan <peng.fan@nxp.com> imx: mx6ul/sx: fix mmdc_ch0 clk calculation
Check "Figure 19-5. BUS clock generation" of i.MX 6SoloX Applications
Processor Reference Manual and "Figure 18-5. BUS clock generation" of
i.MX 6UltraLite Applications Processor Reference Manual. If mmdc clk
sources from pll4_main_clk(pll_audio), the calculation is wrong.
Fix mmdc_ch0 clk calculation. Also add PLL_AUDIO/VIDEO support
for decode_pll.
Signed-off-by: Peng Fan <peng.fan@nxp.com>
Cc: Stefano Babic <sbabic@denx.de>
|