Home
last modified time | relevance | path

Searched hist:"8 baaac1ce3acebcf6ac8e145eba0e6744f188fef" (Results 1 – 2 of 2) sorted by relevance

/optee_os/core/include/drivers/
H A Dclk.h8baaac1ce3acebcf6ac8e145eba0e6744f188fef Fri Jan 26 11:22:10 UTC 2024 Etienne Carriere <etienne.carriere@foss.st.com> drivers: clk: pre-enable new parent on clock re-parent

Add new clock flag CLK_SET_PARENT_PRE_ENABLE for when an already
enabled clock is re-parented and the new parent clock must be enabled
before we switch of parents.

This is needed for some system clocks that cannot be disabled, for
example an interconnect AXI bus clock or a CPU clock.

Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
/optee_os/core/drivers/clk/
H A Dclk.c8baaac1ce3acebcf6ac8e145eba0e6744f188fef Fri Jan 26 11:22:10 UTC 2024 Etienne Carriere <etienne.carriere@foss.st.com> drivers: clk: pre-enable new parent on clock re-parent

Add new clock flag CLK_SET_PARENT_PRE_ENABLE for when an already
enabled clock is re-parented and the new parent clock must be enabled
before we switch of parents.

This is needed for some system clocks that cannot be disabled, for
example an interconnect AXI bus clock or a CPU clock.

Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>