Home
last modified time | relevance | path

Searched hist:"71 cb44d08886faedefde45597793d2137c05830a" (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3588.c71cb44d08886faedefde45597793d2137c05830a Tue Jul 30 09:29:13 UTC 2024 Yifeng Zhao <yifeng.zhao@rock-chips.com> clk: rk3588: Init the PPLL to 1.1G by default

The initialization frequency of PPLL needs to be consistent with
the kernel to avoid modifying PPLL when loading kernel DTB,
which may cause abnormal reference clock of SATA.

Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: Icc7bdaf7aa78bde645dc81e3b709a78dd02a552c