Home
last modified time | relevance | path

Searched hist:"708 f69275329d4e23ed2f927cee7674ca25c1544" (Results 1 – 3 of 3) sorted by relevance

/rk3399_rockchip-uboot/board/freescale/mx6sxsabresd/
H A Dmx6sxsabresd.c708f69275329d4e23ed2f927cee7674ca25c1544 Sun Dec 11 11:24:28 UTC 2016 Peng Fan <peng.fan@nxp.com> imx: clock: gate clk before changing pix clk mux

The LCDIF Pixel clock mux is not glitchless, so need
to gate before changing mux.

Also change enable_lcdif_clock prototype with a new input
parameter to indicate disable or enable.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
Cc: Stefano Babic <sbabic@denx.de>
/rk3399_rockchip-uboot/board/freescale/mx6ul_14x14_evk/
H A Dmx6ul_14x14_evk.c708f69275329d4e23ed2f927cee7674ca25c1544 Sun Dec 11 11:24:28 UTC 2016 Peng Fan <peng.fan@nxp.com> imx: clock: gate clk before changing pix clk mux

The LCDIF Pixel clock mux is not glitchless, so need
to gate before changing mux.

Also change enable_lcdif_clock prototype with a new input
parameter to indicate disable or enable.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
Cc: Stefano Babic <sbabic@denx.de>
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-mx6/
H A Dclock.h708f69275329d4e23ed2f927cee7674ca25c1544 Sun Dec 11 11:24:28 UTC 2016 Peng Fan <peng.fan@nxp.com> imx: clock: gate clk before changing pix clk mux

The LCDIF Pixel clock mux is not glitchless, so need
to gate before changing mux.

Also change enable_lcdif_clock prototype with a new input
parameter to indicate disable or enable.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
Cc: Stefano Babic <sbabic@denx.de>